Alternatives and similar repositories for tis100cpu

Users that are interested in tis100cpu are comparing it to the libraries listed below

• Cognoscan / VerilogTIS100
  Implementation of the TIS-100 Tessellated Intelligence System.
  ☆10Updated 9 years ago
• tinyfpga / TinyFPGA-SoC
  Opensource building blocks for TinyFPGA microcontrollers and retro computers.
  ☆17Updated 7 years ago
• jdryg / 8080Emu
  i8080 state/cycle accurate emulator which tries to mimick a possible hardware implementation
  ☆13Updated 8 years ago
• f8-arch / doc
  f8 architecture documentation
  ☆18Updated 2 months ago
• sehugg / nanoasm
  a tiny configurable assembler for Verilog projects
  ☆11Updated 3 years ago
• aniketnk / circular-queue-verilog
  Implementation of a circular queue in hardware using verilog.
  ☆17Updated 6 years ago
• skiphansen / pano_man
  Simulation of the classic Pacman arcade game on a PanoLogic thin client.
  ☆34Updated 5 years ago
• PavlenkoG / ECP5_PCIE_Analyzer
  ☆14Updated last year
• cadpnq / risk-vee
  A small, microcoded RISC-V processor.
  ☆9Updated 8 years ago
• jbush001 / FPGAWhack
  Video Effects on VGA
  ☆14Updated 6 years ago
• Wren6991 / NorForkConditionally
  What's the simplest CPU you can build?
  ☆35Updated 10 years ago
• dan-rodrigues / pico-hx
  PCB combining Raspberry Pi Pico and iCE40 FPGA
  ☆32Updated last year
• ElEctric-EyE / verilog-6502
  This fork family includes the 6502 upgraded to 32-bit address bus, in Verilog HDL
  ☆20Updated 5 years ago
• rob-ng15 / Silice-Playground
  Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice
  ☆35Updated last year
• lawrie / ulx3s_examples
  Example Verilog code for Ulx3s
  ☆40Updated 3 years ago
• andysworkshop / ase
  Andy's Workshop Sprite Engine
  ☆46Updated 10 years ago
• Zany80 / Zany80
  Zany80 fantasy computer system
  ☆53Updated 4 years ago
• hamsternz / lfsr_scramblers
  Experiments with self-synchronizing LFSR scramblers
  ☆15Updated 4 years ago
• hamsternz / emulate-risc-v
  A very simple RISC-V ISA emulator.
  ☆37Updated 4 years ago
• KestrelComputer / S64X7
  64-bit MISC Architecture CPU
  ☆12Updated 8 years ago
• j-core / jcore-soc
  J-Core SoC Base Platfrom. Top level for FPGA platforms, pulls in CPU, BootROM and various IP blocks.
  ☆24Updated 4 years ago
• pineapple-one / hardware-kicad
  ☆18Updated 4 years ago
• VladisM / MARK_II
  Simple SoC in VHDL with full toolchain and custom board.
  ☆28Updated 7 years ago
• jglim / PurpleVisualizer
  OSHPark 3D PCB layer visualizer based on three.js
  ☆15Updated 6 years ago
• wel97459 / FPGACosmacELF
  A re-creation of a Cosmac ELF computer, Coded in SpinalHDL
  ☆41Updated 4 years ago
• unbibium / dcpu-cbmbasic
  Port of Commodore 64 BASIC interpreter and KERNAL to the DCPU-16
  ☆20Updated 9 years ago
• jdryg / RISCVEmu
  Toy RISC-V emulator
  ☆15Updated 7 years ago
• Wren6991 / DOOMSoC
  A SoC for DOOM
  ☆17Updated 4 years ago
• pepijndevos / seqpu
  A bit-serial CPU
  ☆19Updated 5 years ago
• RobertBaruch / mz80
  Formally-verified Z80 core written using nMigen
  ☆11Updated 5 years ago