agsiddharth / CAL-DPDK-GEM5
Modifications to GEM5 for running kernel bypass networking. (DPDK)
☆15Updated last year
Alternatives and similar repositories for CAL-DPDK-GEM5:
Users that are interested in CAL-DPDK-GEM5 are comparing it to the libraries listed below
- A Programmable Hardware Architecture for Network Transport Logic☆34Updated 3 years ago
- Clio, ASPLOS'22.☆72Updated 3 years ago
- The Artifact of NeoMem: Hardware/Software Co-Design for CXL-Native Memory Tiering☆44Updated 7 months ago
- ☆13Updated 9 months ago
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆34Updated 8 months ago
- A Multiplatform benchmark designed to provide holistic, detailed and close-to-hardware view of memory system performance with family of b…☆31Updated 3 weeks ago
- CXL-DMSim: A Full-System CXL Disaggregated Memory Simulator Based on gem5☆61Updated this week
- A fast, accurate, and easy-to-integrate memory simulator that model memory system performance with bandwidth--latency curves.☆24Updated 3 weeks ago
- ☆26Updated last year
- An artifact for Berti: an Accurate and Timely Local-Delta Data Prefetcher☆28Updated 2 years ago
- This is the respository that holds the artifacts of MICRO'23 -- Demystifying CXL Memory with True CXL-Ready Systems and CXL Memory Device…☆44Updated last year
- Pin based tool for simulation of rack-scale disaggregated memory systems☆17Updated 2 weeks ago
- ☆45Updated 5 months ago
- A Cycle-level simulator for M2NDP☆25Updated 3 months ago
- An infrastructure for inline acceleration of network applications☆30Updated 3 years ago
- ☆30Updated 4 years ago
- ☆30Updated 9 years ago
- ☆12Updated 7 months ago
- ☆14Updated last year
- An FPGA-based full-stack in-storage computing system.☆37Updated 4 years ago
- A Full-System Simulator for CXL-Based SSD Memory System☆18Updated 3 months ago
- this is a repository based on gem5 and aims to be modified for CXL☆21Updated last year
- HW/SW co-designed end-host RPC stack☆19Updated 3 years ago
- ☆60Updated last month
- VANS: A validated NVRAM simulator☆27Updated last year
- RPCNIC: A High-Performance and Reconfigurable PCIe-attached RPC Accelerator [HPCA2025]☆10Updated 3 months ago
- An Agile Chisel-Based SoC Design Framework☆26Updated 3 years ago
- NVMain - An Architectural Level Main Memory Simulator for Emerging Non-Volatile Memories☆81Updated 5 years ago
- Flexible, high-performance TCP offload to SmartNICs using fine-grained parallelism☆58Updated 3 years ago
- Quick & Flexible Rack-Scale Computer Architecture Simulator☆35Updated 2 weeks ago