SaabFAN / OpenSource-HW-RF-Signal-Generator-OSHW-RFSG-Links
This is a open source hardware (and software) RF Signal Generator using readily available off the shelf-components.
☆12Updated 5 years ago
Alternatives and similar repositories for OpenSource-HW-RF-Signal-Generator-OSHW-RFSG-
Users that are interested in OpenSource-HW-RF-Signal-Generator-OSHW-RFSG- are comparing it to the libraries listed below
Sorting:
- RF Signal Generator with filtered outputs, modulation features☆15Updated 4 years ago
- RF electronics engineering ecosystem☆29Updated 3 years ago
- Repository for the development of an FPGA based DSP Lock-In Amplifier☆67Updated 2 years ago
- 5MHz to 2.1GHz RF Synthesizer with modulation capability☆50Updated 2 years ago
- openEMS High-level layer☆19Updated 4 months ago
- 4 port eCal module☆96Updated last month
- Export Qucs RF schematics to KiCad layouts & OpenEMS scripts☆142Updated 2 weeks ago
- It started as some general experiments with RF stuff and gradually evolved into a (severely limited) spectrum analyzer.☆42Updated 6 years ago
- AMC module with Xilinx RF-SoC and two analog front-end mezzanines for SDR and quantum applications☆39Updated 2 years ago
- ☆48Updated 4 years ago
- FPGA-Based DIY Function Generator☆51Updated 4 years ago
- High-level python interface to OpenEMS with automatic mesh generation☆88Updated 11 months ago
- Serial communication link bit error rate tester simulator, written in Python.☆110Updated this week
- 1MHz to 6GHz USB based vector network analyzer☆145Updated 4 years ago
- Work towards an open-source multi-GHz sampling oscilloscope design☆36Updated 5 years ago
- Yet Another XC7Z010 Board☆17Updated 3 years ago
- a simple and cheap vector network analyzer, including support software☆161Updated 4 years ago
- A pocket-sized digital lock-in amplifier☆25Updated last year
- Transform the Red Pitaya in an acquisition card☆33Updated 4 years ago
- Altium Designer libraries for ANSI/VITA 57 FPGA Mezzanine Card (FMC) Standard☆43Updated 3 years ago
- Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components☆69Updated 3 years ago
- 4-Layer XC7Z010 DDR3 Layout☆17Updated 3 years ago
- A 0.01Hz-1+MHz low noise amplifier☆25Updated last year
- Improved multislope ADC☆24Updated 9 months ago
- Repository for FPGA projects☆52Updated 8 months ago
- OscillatorIMP ecosystem for the digital characterization of ultrastable oscillators and Software Defined Radio (SDR) frontend processing☆57Updated 3 weeks ago
- ☆121Updated 3 weeks ago
- An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components☆46Updated 4 years ago
- Kicad design files for a Zynq 7020 SoM☆16Updated 3 months ago
- BR2_EXTERNAL framework for Analog Device's PlutoSDR Zynq☆44Updated 8 months ago