Alternatives and similar repositories for advanced_operating_systems_2020:

Users that are interested in advanced_operating_systems_2020 are comparing it to the libraries listed below

• CMU-SAFARI / BEER
  BEER determines an ECC code's parity-check matrix based on the uncorrectable errors it can cause. BEER targets Hamming codes that are use…
  ☆18Updated 4 years ago
• atrosinenko / memtest86-plus-riscv
  Port of original MemTest86+ v5.1 to other architectures (RISC-V for now)
  ☆15Updated 5 years ago
• openhwgroup / corev-llvm-project
  ☆13Updated 6 months ago
• Fedex100 / awesome-compilers
  ☆16Updated 7 years ago
• tchajed / futex-tutorial
  ☆9Updated 6 months ago
• nayak16 / Custom-OS-Kernel
  Kernel created for 15-410 Operating Systems class at Carnegie Mellon
  ☆12Updated 8 years ago
• chipsalliance / rocket-chip-blocks
  RTL blocks compatible with the Rocket Chip Generator
  ☆14Updated 7 months ago
• chipsalliance / rocket-chip-fpga-shells
  Wrapper shells enabling designs generated by rocket-chip to map onto certain FPGA boards
  ☆16Updated 2 months ago
• hadibrais / archsim
  A survey on architectural simulators focused on CPU caches.
  ☆16Updated 5 years ago
• regehr / pldi22-llvm-tutorial
  outline and links for PLDI 2022 tutorial
  ☆17Updated 2 years ago
• microsoft / calipers
  Criticality-aware Framework for Modeling Computer Performance
  ☆27Updated 2 months ago
• project-flexos / asplos22-ae
  FlexOS: Towards Flexible OS Isolation (ASPLOS'22) Artifact Evaluation Repository
  ☆16Updated 2 years ago
• riscvarchive / riscv-zicond
  The ISA specification for the ZiCondOps extension.
  ☆19Updated 11 months ago
• cslab-ntua / contiguity-isca2020
  Linux source code for ISCA 2020 paper "Enhancing and Exploiting Contiguity for Fast Memory Virtualization"
  ☆17Updated 4 years ago
• OpenMPDK / SMDK-linux-cxl
  Linux kernel source tree of developing SMDK kernel for CXL Memory
  ☆10Updated last year
• synogate / gatery
  Gatery, a library for circuit design.
  ☆19Updated 2 months ago
• phillbush / legv8
  LEGv8 CPU implementation and some tools like a LEGv8 assembler
  ☆28Updated 4 years ago
• michalpaszkowski / LLVM-Canon
  LLVM-Canon aims to transform LLVM modules into a canonical form by reordering and renaming instructions while preserving the same semanti…
  ☆14Updated 9 months ago
• efeslab / moesi-prime
  ☆15Updated 2 years ago
• riscv / riscv-smmtt
  This specification will define the RISC-V privilege ISA extensions required to support Supervisor Domain isolation for multi-tenant secur…
  ☆43Updated this week
• opencompl / mlir-fuzz
  A enumerator for MLIR, relying on the information given by IRDL.
  ☆18Updated 5 months ago
• IITH-Compilers / ML-Compiler-Bridge
  Library to interface Compilers and ML models for ML-Enabled Compiler Optimizations
  ☆17Updated last week
• fm4dd / gatemate-riscv
  RISCV CPU implementation tutorial steps for Cologne Chip Gatemate E1, adopted from https://github.com/BrunoLevy/learn-fpga
  ☆12Updated 4 months ago
• pulp-platform / hci
  Heterogeneous Cluster Interconnect to bind special-purpose HW accelerators with general-purpose cluster cores
  ☆12Updated this week
• futurewei-cloud / QuantaDB
  ☆14Updated last year
• pulp-platform / pulp-runtime
  Simple runtime for Pulp platforms
  ☆40Updated this week
• aswaterman / trainwreck
  Original RISC-V 1.0 implementation. Not supported.
  ☆41Updated 6 years ago
• llvm / eudsl
  Embedded Universal DSL: a good DSL for us, by us
  ☆32Updated this week
• wangrunji0408 / rjrouter
  [AFK] Hardware router in Chisel (THU Network Joint Lab 2020)
  ☆14Updated 4 years ago