Alternatives and similar repositories for advanced_operating_systems_2020

Users that are interested in advanced_operating_systems_2020 are comparing it to the libraries listed below

• opencompl / mlir-fuzz
  A enumerator for MLIR, relying on the information given by IRDL.
  ☆19Updated this week
• regehr / pldi22-llvm-tutorial
  outline and links for PLDI 2022 tutorial
  ☆17Updated 3 years ago
• STAR-Research / 18-847C-S22
  Official page for 18-847C (Spring '22): Data Center Computing
  ☆16Updated 3 years ago
• josehu07 / summerset
  Distributed, Replicated, Protocol-generic Key-value Store in Async Rust For SMR Protocols Research
  ☆13Updated last week
• michalpaszkowski / LLVM-Canon
  LLVM-Canon aims to transform LLVM modules into a canonical form by reordering and renaming instructions while preserving the same semanti…
  ☆15Updated last year
• cslab-ntua / contiguity-isca2020
  Linux source code for ISCA 2020 paper "Enhancing and Exploiting Contiguity for Fast Memory Virtualization"
  ☆18Updated 4 years ago
• IITH-Compilers / ML-Compiler-Bridge
  Library to interface Compilers and ML models for ML-Enabled Compiler Optimizations
  ☆18Updated last month
• llvm / eudsl
  Embedded Universal DSL: a good DSL for us, by us
  ☆40Updated this week
• efeslab / eecs582
  Course website for Advanced Operating Systems
  ☆13Updated 3 years ago
• eunomia-bpf / bpf-benchmark
  Userspace eBPF Runtime Benchmarking Test Suite and Results
  ☆14Updated last year
• CMU-SAFARI / BEER
  BEER determines an ECC code's parity-check matrix based on the uncorrectable errors it can cause. BEER targets Hamming codes that are use…
  ☆19Updated 4 years ago
• microsoft / calipers
  Criticality-aware Framework for Modeling Computer Performance
  ☆29Updated 7 months ago
• efeslab / moesi-prime
  ☆15Updated 2 years ago
• Xilinx / nanotube
  ☆105Updated 2 years ago
• hadibrais / archsim
  A survey on architectural simulators focused on CPU caches.
  ☆16Updated 5 years ago
• afborchert / pointer-chasing
  Utilities to measure read access times of caches, memory, and hardware prefetches for simple and fused operations
  ☆83Updated last year
• dtcxzyw / llvm-ub-aware-interpreter
  UB-aware interpreter for LLVM debugging
  ☆29Updated this week
• plasma-umass / memory-landscape
  The space of memory management research and systems produced by the PLASMA lab (https://plasma-umass.org).
  ☆20Updated 4 years ago
• vgatherps / nontemporal_stores
  Code used for generating charts and measurements of nontemporal stores
  ☆9Updated 6 years ago
• fpgasystems / fpga-hyperloglog
  FPGA-based HyperLogLog Accelerator
  ☆12Updated 5 years ago
• project-flexos / asplos22-ae
  FlexOS: Towards Flexible OS Isolation (ASPLOS'22) Artifact Evaluation Repository
  ☆16Updated 3 years ago
• mshockwave / SQLGen
  Generate SQL from TableGen code - This is part of the tutorial "How to write a TableGen backend" in 2021 LLVM Developers' Meeting.
  ☆33Updated 2 years ago
• gussmith23 / lakeroad
  FPGA synthesis tool powered by program synthesis
  ☆51Updated last week
• jetafese / btor2mlir
  Bᴛᴏʀ2MLIR: A Format and Toolchain for Hardware Verification
  ☆15Updated 7 months ago
• mit-pdos / ward
  ☆30Updated 3 years ago
• multifacet / 0sim-workspace
  Tools and experiments for 0sim. Simulate system software behavior on machines with terabytes of main memory from your desktop.
  ☆21Updated 5 years ago
• aliireza / slice-aware
  Slice-aware Memory Management - Exploiting NUCA Characteristic of LLC in Intel Processors
  ☆42Updated 6 years ago
• CMU-SAFARI / GenStore
  GenStore is the first in-storage processing system designed for genome sequence analysis that greatly reduces both data movement and comp…
  ☆14Updated 3 years ago
• SwarmArch / T4
  Code released to accompany the ISCA paper: "T4: Compiling Sequential Code for Effective Speculative Parallelization in Hardware"
  ☆29Updated 3 years ago
• were / bfsh
  Being a full-stack hacker, RISCV, LLVM, and more.
  ☆18Updated 3 years ago