Alternatives and similar repositories for DigitalDesignAndComputerArchitecture

Users that are interested in DigitalDesignAndComputerArchitecture are comparing it to the libraries listed below

• NJU-ProjectN / nvboard
  NJU Virtual Board
  ☆276Updated 3 weeks ago
• Azalea8 / riscv_cpu
  riscv指令集，单周期以及五级流水线CPU
  ☆59Updated 4 months ago
• SocialistDalao / UltraMIPS_NSCSCC
  UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.
  ☆134Updated 10 months ago
• SH-Hattrick / NJU-Digital-Circuits-Projects
  NJU Digital Circuits: Projects
  ☆10Updated 4 years ago
• xiazhuo / nscc2022_personal
  NSCSCC2022龙芯杯个人赛，MIPS32，59MHz经典五级流水线架构，易于初学者阅读（计算机组成原理，自己动手写CPU）
  ☆68Updated last year
• OSCPU / ysyx-workbench
  ☆148Updated 2 weeks ago
• PKUFlyingPig / CS61C-summer20
  all the course resources of UCB's CS61C course -- Great ideas in computer architecture
  ☆327Updated 4 years ago
• zach0zhang / Single_instruction_cycle_OpenMIPS
  通过学习《自己动手写CPU》，将书中实现的兼容MIPS32指令集架构的处理器——OpenMIPS（五级流水线结构），简化成单指令周期实现的处理器
  ☆201Updated 3 years ago
• ykykzq / SimpleCPU
  基于LoongArch32/MIPS32指令集的七级流水线CPU。2023届龙芯杯（NSCSCC）个人赛参赛作品。
  ☆21Updated 2 weeks ago
• Tan-YiFan / DigitalLogic-Autumn2020
  复旦大学 数字逻辑与部件设计实验 2020秋
  ☆47Updated 3 years ago
• Silverster98 / bit_nscscc_suggestion
  为了更好地帮助后来的同学参加龙芯杯，草拟了这份建议，望对后来人有所帮助
  ☆126Updated 4 years ago
• BryanHeBY / NJU_DigitalDesignProject
  A RV32I pipeline CPU and applications transplanted from AM, NJU-Project-N
  ☆11Updated 3 years ago
• Lyncien / RISC-V-32I
  体系结构课程实验：RISC-V 32I 流水线 CPU，实现37条指令，转发，冒险检测，Cache，分支预测器
  ☆79Updated 5 years ago
• NJU-ProjectN / fceux-am
  ☆95Updated 5 months ago
• loongson-education / nscscc-wiki
  NSCSCC 信息整合
  ☆241Updated 4 years ago
• fluctlight001 / nscscc2022_single_tools
  龙芯杯个人赛工具包（适用于个人赛的golden_trace工具）
  ☆52Updated last year
• Yawei-Ding / ysyx_riscv64_cpu
  ☆64Updated 2 years ago
• PKUFlyingPig / CS61C-labs
  my implementation for the CS61C labs in 2020 summer version
  ☆78Updated 4 years ago
• lerogo / 5-stage-pipeline-cpu
  实现了5段流水的CPU This project is verilog that implements 5-stage-pipeline-cpu
  ☆36Updated 3 years ago
• OSCPU / ysyx
  一生一芯的信息发布和内容网站
  ☆131Updated last year
• Evensgn / RISC-V-CPU
  RISC-V CPU with 5-stage pipeline, implemented in Verilog HDL.
  ☆280Updated 7 years ago
• VenciFreeman / RISC-V
  A simple RISC-V CPU written in Verilog.
  ☆62Updated 8 months ago
• MengYueqi / HIT_CPU_verilog
  哈工大2023处理器设计与计算机体系结构实验
  ☆18Updated 8 months ago
• kaitoukito / Integrated-Circuit-Textbooks
  Collect some IC textbooks for learning.
  ☆136Updated 2 years ago
• shinezyy / micro-arch-training
  How to make undergraduates or new graduates ready for advanced computer architecture research or modern CPU design
  ☆564Updated 9 months ago
• renyangang / riscv-mcu
  This project utilizes the Digital circuit simulation software,to build a CPU that supports a simple instruction set and simple peripheral…
  ☆61Updated 3 weeks ago
• liuqdev / 8-bits-RISC-CPU-Verilog
  Architecture and Verilog Implementation of 8-bits RISC CPU based on FSM. 基于有限状态机的8位RISC（精简指令集）CPU（中央处理器）简单结构和Verilog实现。
  ☆145Updated 6 years ago
• fluctlight001 / cpu_for_nscscc2022_single
  2022年龙芯杯个人赛 单发射110M（含icache）
  ☆45Updated 2 years ago
• Blue-Silence / ArchLab
  Lab for Digital Design and Computer Architecture Spring 2022 (252-0028-00L) (ETH).
  ☆14Updated 2 years ago
• Ch-EnShen / cs61c-all-materials
  This repository collects all materials from past years of cs61c.
  ☆40Updated 10 months ago