aaidrici / DigitalDesignAndComputerArchitecture
Solutions to Digital Design and Computer Architecture (2nd edition)
☆21Updated 3 months ago
Related projects: ⓘ
- NSCSCC2022龙芯杯个人赛，MIPS32，59MHz经典五级流水线架构，易于初学者阅读（计算机组成原理，自己动手写CPU）☆50Updated 6 months ago
- 2021年秋季学期 南京大学ICS课程 PA实验部分☆111Updated 2 years ago
- 为了更好地帮助后来的同学参加龙芯杯，草拟了这份建议，望对后来人有所帮助☆109Updated 3 years ago
- NJU Virtual Board☆217Updated last month
- UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.☆120Updated 2 months ago
- all the course resources of UCB's CS61C course -- Great ideas in computer architecture☆235Updated 3 years ago
- 龙芯杯个人赛工具包（适用于个人赛的golden_trace工具）☆46Updated 6 months ago
- my implementation for the CS61C labs in 2020 summer version☆57Updated 3 years ago
- NJU南京大学ICS课程2021年的PA实验，非常棒的一个大项目，受益匪浅！一栈式打通虚拟机NEMU、操作系统NLiteOS和应用层☆39Updated 2 years ago
- riscv指令集，单周期以及五级流水线CPU☆16Updated 4 months ago
- ☆54Updated last month
- NSCSCC 信息整合☆218Updated 3 years ago
- How to make undergraduates or new graduates ready for advanced computer architecture research or modern CPU design☆435Updated last month
- 2022年龙芯杯个人赛 单发射110M（含icache）☆44Updated 2 years ago
- 计算机体系结构基础 第二版 个人答案☆10Updated 3 years ago
- 计算机组成原理的实验，包括单周期CPU和五级流水线CPU的verilog实现☆30Updated 3 years ago
- Mips五级流水线CPU☆31Updated last year
- My solutions to the labs of CSAPP & CMU 15-213☆180Updated last year
- ☆74Updated 3 weeks ago
- Architecture and Verilog Implementation of 8-bits RISC CPU based on FSM. 基于有限状态机的8位RISC（精简指令集）CPU（中央处理器）简单结构和Verilog实现。☆131Updated 5 years ago
- 复旦大学 数字逻辑与部件设计实验 2020秋☆37Updated 2 years ago
- 实现了5段流水的CPU This project is verilog that implements 5-stage-pipeline-cpu☆28Updated 3 years ago
- 从零开始设计一个CPU (Verilog)☆48Updated 3 years ago
- Assignment #2!☆9Updated 2 years ago
- 一份面向UCAS本科计算机科学与技术专业同学的基础指南☆27Updated last year
- ☆108Updated 3 weeks ago
- 计算机体系结构 2020秋季 UCAS 《计算机体系结构基础》第 2 版课后习题☆57Updated 3 years ago
- 《自己动手写CPU》一书附带的文件☆70Updated 6 years ago
- 单周期 8指令 MIPS32CPU☆81Updated 2 years ago
- 一生一芯的信息发布和内容网站☆119Updated 10 months ago