Alternatives and similar repositories for DigitalDesignAndComputerArchitecture

Users that are interested in DigitalDesignAndComputerArchitecture are comparing it to the libraries listed below

• NJU-ProjectN / nvboard
  NJU Virtual Board
  ☆286Updated last week
• xiazhuo / nscc2022_personal
  NSCSCC2022龙芯杯个人赛，MIPS32，59MHz经典五级流水线架构，易于初学者阅读（计算机组成原理，自己动手写CPU）
  ☆75Updated last year
• Azalea8 / riscv_cpu
  riscv指令集，单周期以及五级流水线CPU
  ☆79Updated 6 months ago
• shinezyy / micro-arch-training
  How to make undergraduates or new graduates ready for advanced computer architecture research or modern CPU design
  ☆584Updated 11 months ago
• Tan-YiFan / DigitalLogic-Autumn2020
  复旦大学 数字逻辑与部件设计实验 2020秋
  ☆50Updated 3 years ago
• PKUFlyingPig / CS61C-summer20
  all the course resources of UCB's CS61C course -- Great ideas in computer architecture
  ☆333Updated 4 years ago
• Ch-EnShen / cs61c-all-materials
  This repository collects all materials from past years of cs61c.
  ☆45Updated last year
• loongson-education / nscscc-wiki
  NSCSCC 信息整合
  ☆249Updated 4 years ago
• ykykzq / SimpleCPU
  基于LoongArch32/MIPS32指令集的七级流水线CPU。2023届龙芯杯（NSCSCC）个人赛参赛作品。
  ☆26Updated 2 months ago
• MaZirui2001 / USTC-NSCSCC
  中国科学技术大学龙芯杯参赛作品仓库合集
  ☆16Updated 9 months ago
• OSCPU / ysyx-workbench
  ☆151Updated last week
• Silverster98 / bit_nscscc_suggestion
  为了更好地帮助后来的同学参加龙芯杯，草拟了这份建议，望对后来人有所帮助
  ☆126Updated 4 years ago
• MengYueqi / HIT_CPU_verilog
  哈工大2023处理器设计与计算机体系结构实验
  ☆19Updated 10 months ago
• lvyufeng / step_into_mips
  一步一步写MIPS CPU
  ☆823Updated 3 years ago
• Digital-EDA / Digital-IDE
  All in one vscode plugin for HDL development
  ☆845Updated last month
• Googol2002 / NJU-ICS2021-PA
  2021年秋季学期 南京大学ICS课程 PA实验部分
  ☆125Updated 3 years ago
• renyangang / riscv-mcu
  This project utilizes the Digital circuit simulation software,to build a CPU that supports a simple instruction set and simple peripheral…
  ☆67Updated 3 months ago
• fluctlight001 / nscscc2022_single_tools
  龙芯杯个人赛工具包（适用于个人赛的golden_trace工具）
  ☆58Updated last year
• snme / cs106L-assignment2
  Assignment #2!
  ☆11Updated 2 years ago
• luyufan498 / CPU_start_from_0
  从零开始设计一个CPU (Verilog)
  ☆58Updated 4 years ago
• SocialistDalao / UltraMIPS_NSCSCC
  UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.
  ☆138Updated last year
• PKUFlyingPig / CS61C-labs
  my implementation for the CS61C labs in 2020 summer version
  ☆78Updated 4 years ago
• fluctlight001 / cpu_for_nscscc2022_single
  2022年龙芯杯个人赛 单发射110M（含icache）
  ☆45Updated 2 years ago
• Kristoff-starling / ProjectN-CPU
  Single Cycle and Pipeline CPU of RISC-V Architecture designed for Digital Design and Computer Organization Experiments 2021, NJU
  ☆13Updated 3 years ago
• xiaop1 / Verilog-Practice
  HDLBits website practices & solutions
  ☆744Updated last year
• SH-Hattrick / NJU-Digital-Circuits-Projects
  NJU Digital Circuits: Projects
  ☆9Updated 4 years ago
• cebarobot / Introduction-to-Computer-Architecture-Exercises
  计算机体系结构 2020秋季 UCAS 《计算机体系结构基础》第 2 版课后习题
  ☆62Updated 3 years ago
• qing-2 / CPU
  单周期 8指令 MIPS32CPU
  ☆91Updated 2 years ago
• Blue-Silence / ArchLab
  Lab for Digital Design and Computer Architecture Spring 2022 (252-0028-00L) (ETH).
  ☆15Updated 2 years ago
• yufeiran / OpenMIPS
  实现一个基础但功能完善的计算机系统,根据《自己动手写ＣＰＵ》实现，开发板为Nexys4 DDR
  ☆33Updated last year