InsaneMonster / NistRng

Related projects ⓘ

Alternatives and complementary repositories for NistRng

• stevenang / randomness_testsuite
  This is a Python implementation of NIST's A Statistical Test Suite for Random and Pseudorandom Number Generators for Cryptographic Applic…
  ☆157Updated 2 months ago
• eriksargent / PUF-lab
  FPGA implementation of a physical unclonable function for authentication
  ☆31Updated 7 years ago
• scluconn / DA_PUF_Library
  Defense/Attack PUF Library (DA PUF Library)
  ☆45Updated 4 years ago
• dj-on-github / sp800_22_tests
  A python implementation of the SP800-22 Rev 1a PRNG test suite.
  ☆153Updated 3 years ago
• nils-wisiol / pypuf
  Cryptanalysis of Physically Unclonable Functions
  ☆78Updated 4 months ago
• scluconn / LPN-based_PUF
  FPGA implementation of a cryptographically secure physical unclonable function based on learning parity with noise problem.
  ☆15Updated 7 years ago
• hadipourh / AES-VHDL
  VHDL Implementation of AES Algorithm
  ☆72Updated 3 years ago
• ecelab-org / Split-Chip_authentication
  An end-to-end chip authentication architecture based on SRAM PUF and public key cryptography.
  ☆15Updated 4 years ago
• secworks / modexp
  Modular Exponentiation core written i Verilog. Supports key lengths between 32 and 8192 bits.
  ☆17Updated 4 years ago
• hadipourh / CryptoHDL
  A list of VHDL codes implementing cryptographic algorithms
  ☆25Updated 2 years ago
• siamumar / BIST_PUF_TRNG
  A Built-in-Self-Test Scheme for Online Evaluation of Physical Unclonable Functions and True Random Number Generators
  ☆21Updated 6 years ago
• secworks / trng
  True Random Number Generator core implemented in Verilog.
  ☆72Updated 4 years ago
• canaknesil / 4x4-apuf
  An FPGA Implementation of Arbiter PUF with 4x4 Switch Blocks
  ☆14Updated 4 years ago
• thadikari / ldpc_decoders
  Belief propagation with sparse matrices (scipy.sparse) in Python for LDPC codes. Includes NumPy implementation of message passing (min-su…
  ☆34Updated 2 years ago
• terrillmoore / NIST-Statistical-Test-Suite
  The code from NIST SP-800-22 for testing random-number generators, along with docs for reference
  ☆108Updated last year
• Crimsonninja / senior_design_puf
  Repository to store all design and testbench files for Senior Design
  ☆17Updated 4 years ago
• jkrauze / bch
  Simple python implementation of binary BCH error-correcting code
  ☆28Updated 4 years ago
• usnistgov / SP800-90B_EntropyAssessment
  The SP800-90B_EntropyAssessment C++package implements the min-entropy assessment methods included in Special Publication 800-90B.
  ☆202Updated 4 months ago
• ljhsiun2 / EllipticCurves_SystemVerilog
  Elgamal's over Elliptic Curves
  ☆17Updated 5 years ago
• AISyLab / side-channel-analysis-toolbox
  This is a project in which side-channel attacks are researched and developed.
  ☆38Updated 4 years ago
• secworks / sha3
  FIPS 202 compliant SHA-3 core in Verilog
  ☆17Updated 4 years ago
• nolancon / AES128
  C++ and Verilog to implement AES128
  ☆16Updated 6 years ago
• xiang-rc / cfntt_ref
  ☆24Updated 3 months ago
• Nikeshbajaj / Linear_Feedback_Shift_Register
  PyLFSR
  ☆64Updated 7 months ago
• ascon / ascon-hardware
  NIST LWC Hardware Reference Implementation of Ascon v1.2
  ☆24Updated last year
• mladmon / bch
  BCH error-correcting code MATLAB simulator - University of Michigan (Winter, 2011)
  ☆14Updated 5 years ago
• ascon / ascon-hardware-sca
  NIST LWC Hardware Design of Ascon with Protection against Power Side-Channel Attacks
  ☆14Updated last year
• GMUCERG / Dilithium
  High-speed full CRYSTALS-DILITHIUM implementation on FPGA: Keygen, Sign, Verify.
  ☆41Updated last year
• zdszx / Modexpowering3
  a 2048 bit RSA verilog project basing on Montgomery , Karatsuba multiplier
  ☆16Updated 2 years ago
• crypt-xie / XCryptCore
  Implementation of cryptographic algorithm with verilog hdl(such as des,aes,sha,rsa,ecc etc.)
  ☆35Updated 4 years ago