InsaneMonster / NistRng

Related projects ⓘ

Alternatives and complementary repositories for NistRng

• stevenang / randomness_testsuite
  This is a Python implementation of NIST's A Statistical Test Suite for Random and Pseudorandom Number Generators for Cryptographic Applic…
  ☆160Updated 2 months ago
• dj-on-github / sp800_22_tests
  A python implementation of the SP800-22 Rev 1a PRNG test suite.
  ☆154Updated 3 years ago
• terrillmoore / NIST-Statistical-Test-Suite
  The code from NIST SP-800-22 for testing random-number generators, along with docs for reference
  ☆108Updated last year
• nils-wisiol / pypuf
  Cryptanalysis of Physically Unclonable Functions
  ☆79Updated 4 months ago
• ecelab-org / Split-Chip_authentication
  An end-to-end chip authentication architecture based on SRAM PUF and public key cryptography.
  ☆15Updated 5 years ago
• scluconn / LPN-based_PUF
  FPGA implementation of a cryptographically secure physical unclonable function based on learning parity with noise problem.
  ☆15Updated 7 years ago
• siamumar / BIST_PUF_TRNG
  A Built-in-Self-Test Scheme for Online Evaluation of Physical Unclonable Functions and True Random Number Generators
  ☆21Updated 6 years ago
• Agora-wireless / Agora
  ☆54Updated 3 weeks ago
• scluconn / DA_PUF_Library
  Defense/Attack PUF Library (DA PUF Library)
  ☆46Updated 4 years ago
• eriksargent / PUF-lab
  FPGA implementation of a physical unclonable function for authentication
  ☆32Updated 7 years ago
• KULeuven-COSIC / HEAT
  Repo for code developed during the HEAT project (Homomorphic Encryption Applications Technology)
  ☆55Updated 4 years ago
• momalab / CoPHEE
  CoPHEE is a Co-processor for Partially Homomorphic Encrypted Encryption.
  ☆27Updated 9 months ago
• fserre / SGen
  SGen is a generator capable of producing efficient hardware designs operating on streaming datasets. “Streaming” means that the dataset i…
  ☆21Updated 2 years ago
• Crimsonninja / senior_design_puf
  Repository to store all design and testbench files for Senior Design
  ☆17Updated 4 years ago
• secworks / modexp
  Modular Exponentiation core written i Verilog. Supports key lengths between 32 and 8192 bits.
  ☆17Updated 4 years ago
• secworks / sha3
  FIPS 202 compliant SHA-3 core in Verilog
  ☆18Updated 4 years ago
• hadipourh / CryptoHDL
  A list of VHDL codes implementing cryptographic algorithms
  ☆25Updated 2 years ago
• AISyLab / side-channel-analysis-toolbox
  This is a project in which side-channel attacks are researched and developed.
  ☆38Updated 4 years ago
• Xilinx / PYNQ-Networking
  Networking Overlay on PYNQ
  ☆44Updated 5 years ago
• hichamjanati / pyldpc
  Creation of LDPC codes & simulation of coding and decoding binary data. Applications to sound and image files.
  ☆120Updated 4 years ago
• Tribler / software-based-PUF
  The first open source software-based Physically Unclonable Function (PUF) using off-the-shelf SRAM
  ☆90Updated last month
• ACESLabUCSD / TinyGarbleCircuitSynthesis
  Circuit Synthesis for Yao's Garbled Circuit by TinyGarble
  ☆10Updated 4 years ago
• ascon / ascon-hardware-sca
  NIST LWC Hardware Design of Ascon with Protection against Power Side-Channel Attacks
  ☆14Updated last year
• siamumar / tinyAES
  ☆19Updated 6 years ago
• mjosaarinen / lwaes_isa
  [HISTORICAL] A Lightweight (RISC-V) ISA Extension for AES and SM4
  ☆34Updated 3 years ago
• hbisheng / Lz77Compress
  An implementation of Lz77 compression algorithm on FPGA using MaxCompiler programming tool.
  ☆10Updated 9 years ago
• AmiraGuesmi-mls / Defensive-Approximation
  Implementation of our proposed defense strategy against adversarial attacks "Defensive Approximation (DA)"
  ☆8Updated 3 years ago
• canaknesil / 4x4-apuf
  An FPGA Implementation of Arbiter PUF with 4x4 Switch Blocks
  ☆14Updated 4 years ago
• hipersys-team / lightning
  [SIGCOMM 2023] Lightning: A Reconfigurable Photonic-Electronic SmartNIC for Fast and Energy-Efficient Inference
  ☆44Updated last year
• rprimas / ascon-verilog
  Verilog Hardware Design of Ascon v1.2
  ☆19Updated last week