InsaneMonster / NistRng
Random Number Generator NIST Test Suite framework for python 3.6 - SAILab - University of Siena
☆44Updated 4 years ago
Alternatives and similar repositories for NistRng:
Users that are interested in NistRng are comparing it to the libraries listed below
- This is a Python implementation of NIST's A Statistical Test Suite for Random and Pseudorandom Number Generators for Cryptographic Applic…☆173Updated 5 months ago
- FPGA implementation of a cryptographically secure physical unclonable function based on learning parity with noise problem.☆14Updated 7 years ago
- PyLFSR☆64Updated last year
- A python implementation of the SP800-22 Rev 1a PRNG test suite.☆161Updated 3 years ago
- Cryptanalysis of Physically Unclonable Functions☆85Updated 9 months ago
- Polar codes are error correction codes developed by Erdal Arikan which achieves channel capacity and its reduced complexity makes it more…☆16Updated 3 years ago
- FPGA implementation of a physical unclonable function for authentication☆32Updated 8 years ago
- Defense/Attack PUF Library (DA PUF Library)☆49Updated 4 years ago
- Simple python implementation of binary BCH error-correcting code☆30Updated 5 years ago
- Full piplined LDPC decoder (IEEE 802.16e) implement in FPGA using Xilinx HLS(C synthesis to Verilog Codes)..☆37Updated 5 years ago
- Framework based on Partial Reconfiguration for chip characterization utilizing ring-oscillator PUFs☆10Updated 5 years ago
- BCH error-correcting code MATLAB simulator - University of Michigan (Winter, 2011)☆14Updated 5 years ago
- An end-to-end chip authentication architecture based on SRAM PUF and public key cryptography.☆16Updated 5 years ago
- A Built-in-Self-Test Scheme for Online Evaluation of Physical Unclonable Functions and True Random Number Generators☆22Updated 7 years ago
- Belief propagation with sparse matrices (scipy.sparse) in Python for LDPC codes. Includes NumPy implementation of message passing (min-su…☆37Updated 2 years ago
- NIST LWC Hardware Design of Ascon with Protection against Power Side-Channel Attacks☆16Updated 2 years ago
- Modular Exponentiation core written i Verilog. Supports key lengths between 32 and 8192 bits.☆17Updated 4 years ago
- Playground for implementing LDPC codes on FPGA☆15Updated 2 years ago
- 5G NR LDPC C++ Implementation☆20Updated 2 years ago
- FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)☆99Updated 10 months ago
- SGen is a generator capable of producing efficient hardware designs operating on streaming datasets. “Streaming” means that the dataset i…☆21Updated 2 years ago
- Repository to store all design and testbench files for Senior Design☆18Updated 5 years ago
- Low density parity check codes. Encoder and belief propagation decoder written in C++.☆37Updated 4 years ago
- Symmetric information reconciliation for the QKD post-processing procedure☆9Updated 8 years ago
- This is a project in which side-channel attacks are researched and developed.☆45Updated 5 years ago
- Belief propagation on Tanner graphs (LDPC decoder)☆20Updated 3 years ago
- An FPGA Implementation of Arbiter PUF with 4x4 Switch Blocks☆15Updated 4 years ago
- A graphical user interface for measuring and performing inter-active analysis of physical unclonable functions (PUFs)☆25Updated 4 years ago
- Bose–Chaudhuri–Hocquenghem Codes in Python☆11Updated last year
- True Random Number Generator core implemented in Verilog.☆75Updated 4 years ago