InsaneMonster / NistRngLinks
Random Number Generator NIST Test Suite framework for python 3.6 - SAILab - University of Siena
☆50Updated 4 years ago
Alternatives and similar repositories for NistRng
Users that are interested in NistRng are comparing it to the libraries listed below
Sorting:
- Framework based on Partial Reconfiguration for chip characterization utilizing ring-oscillator PUFs☆12Updated 5 years ago
- Cryptanalysis of Physically Unclonable Functions☆91Updated last year
- FPGA implementation of a physical unclonable function for authentication☆33Updated 8 years ago
- Simple python implementation of binary BCH error-correcting code☆34Updated 5 years ago
- This is a Python implementation of NIST's A Statistical Test Suite for Random and Pseudorandom Number Generators for Cryptographic Applic…☆186Updated 6 months ago
- An implementation of the decoding of BCH codes resistant to timing attacks☆10Updated 5 years ago
- Defense/Attack PUF Library (DA PUF Library)☆54Updated 5 years ago
- A graphical user interface for measuring and performing inter-active analysis of physical unclonable functions (PUFs)☆27Updated 5 years ago
- FPGA implementation of a cryptographically secure physical unclonable function based on learning parity with noise problem.☆15Updated 8 years ago
- An end-to-end chip authentication architecture based on SRAM PUF and public key cryptography.☆17Updated 6 years ago
- VHDL Implementation of AES Algorithm☆89Updated 4 years ago
- FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)☆127Updated 3 weeks ago
- SGen is a generator capable of producing efficient hardware designs operating on streaming datasets. “Streaming” means that the dataset i…☆25Updated last month
- A python implementation of the SP800-22 Rev 1a PRNG test suite.☆164Updated 4 years ago
- A list of VHDL codes implementing cryptographic algorithms☆27Updated 4 years ago
- BCH error-correcting code MATLAB simulator - University of Michigan (Winter, 2011)☆13Updated 6 years ago
- Companion Jupyter Notebooks for the RFSoC-Book.☆242Updated 2 years ago
- Software for Low Density Parity Check codes☆284Updated 5 years ago
- This is a project in which side-channel attacks are researched and developed.☆51Updated 5 years ago
- Repo for code developed during the HEAT project (Homomorphic Encryption Applications Technology)☆63Updated 5 years ago
- The ML_Attack_XOR_PUF is a Machine Learning-based model for attacking the XOR Physical Unclonable Functions using a small number of chall…☆19Updated 5 years ago
- True Random Number Generator core implemented in Verilog.☆78Updated 5 years ago
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆78Updated 2 years ago
- ☆59Updated 4 years ago
- Package for performing fixed-point, arbitrary-precision arithmetic in Python.☆66Updated last year
- Implementation of ECC on FPGA-Zynq7000 SoC☆19Updated 6 years ago
- Repository to store all design and testbench files for Senior Design☆21Updated 5 years ago
- An FPGA Implementation of Arbiter PUF with 4x4 Switch Blocks☆16Updated 5 years ago
- A python library for fractional fixed-point (base 2) arithmetic and binary manipulation with Numpy compatibility.☆202Updated last year
- Modular Exponentiation core written i Verilog. Supports key lengths between 32 and 8192 bits.☆17Updated 5 years ago