InsaneMonster / NistRng
Random Number Generator NIST Test Suite framework for python 3.6 - SAILab - University of Siena
☆42Updated 3 years ago
Alternatives and similar repositories for NistRng:
Users that are interested in NistRng are comparing it to the libraries listed below
- This is a Python implementation of NIST's A Statistical Test Suite for Random and Pseudorandom Number Generators for Cryptographic Applic…☆169Updated 2 months ago
- A python implementation of the SP800-22 Rev 1a PRNG test suite.☆157Updated 3 years ago
- Simple python implementation of binary BCH error-correcting code☆29Updated 5 years ago
- Cryptanalysis of Physically Unclonable Functions☆83Updated 7 months ago
- FPGA implementation of a physical unclonable function for authentication☆33Updated 7 years ago
- Defense/Attack PUF Library (DA PUF Library)☆47Updated 4 years ago
- Repo for code developed during the HEAT project (Homomorphic Encryption Applications Technology)☆58Updated 4 years ago
- BCH error-correcting code MATLAB simulator - University of Michigan (Winter, 2011)☆14Updated 5 years ago
- An end-to-end chip authentication architecture based on SRAM PUF and public key cryptography.☆15Updated 5 years ago
- SGen is a generator capable of producing efficient hardware designs operating on streaming datasets. “Streaming” means that the dataset i…☆21Updated 2 years ago
- PyLFSR☆64Updated 11 months ago
- NIST LWC Hardware Design of Ascon with Protection against Power Side-Channel Attacks☆15Updated 2 years ago
- Creation of LDPC codes & simulation of coding and decoding binary data. Applications to sound and image files.☆127Updated 4 years ago
- builds a BCH code correcting an arbitrary number of errors☆9Updated 11 months ago
- Ring Oscillator Physically Unclonable Funtion☆18Updated 3 years ago
- 64-channel QPSK OFDM-class communication system (Python)☆16Updated 10 years ago
- Framework based on Partial Reconfiguration for chip characterization utilizing ring-oscillator PUFs☆10Updated 4 years ago
- Verilog Implementation of modular exponentiation using Montgomery multiplication☆32Updated 10 years ago
- An FPGA Implementation of Arbiter PUF with 4x4 Switch Blocks☆15Updated 4 years ago
- True Random Number Generator core implemented in Verilog.☆74Updated 4 years ago
- Technology-agnostic Physical Unclonable Function (PUF) hardware module for any FPGA.☆127Updated 2 years ago
- A VHDL IP for ECC (Elliptic Curve Cryptography) hardware acceleration☆35Updated 7 months ago
- A Built-in-Self-Test Scheme for Online Evaluation of Physical Unclonable Functions and True Random Number Generators☆21Updated 7 years ago
- IEEE 802.11 OFDM-based transceiver system☆31Updated 7 years ago
- Polar codes are error correction codes developed by Erdal Arikan which achieves channel capacity and its reduced complexity makes it more…☆16Updated 3 years ago
- VHDL Implementation of AES Algorithm☆76Updated 3 years ago
- FPGA implementation of a cryptographically secure physical unclonable function based on learning parity with noise problem.☆15Updated 7 years ago
- This is a project in which side-channel attacks are researched and developed.☆43Updated 4 years ago
- Modular Exponentiation core written i Verilog. Supports key lengths between 32 and 8192 bits.☆17Updated 4 years ago
- Verilog implementation of the symmetric block cipher AES (Advanced Encryption Standard) as specified in NIST FIPS 197. This implementatio…☆348Updated 4 months ago