InsaneMonster / NistRngLinks
Random Number Generator NIST Test Suite framework for python 3.6 - SAILab - University of Siena
☆48Updated 4 years ago
Alternatives and similar repositories for NistRng
Users that are interested in NistRng are comparing it to the libraries listed below
Sorting:
- Defense/Attack PUF Library (DA PUF Library)☆52Updated 5 years ago
- FPGA implementation of a physical unclonable function for authentication☆33Updated 8 years ago
- This is a Python implementation of NIST's A Statistical Test Suite for Random and Pseudorandom Number Generators for Cryptographic Applic…☆184Updated 5 months ago
- Cryptanalysis of Physically Unclonable Functions☆89Updated last year
- BCH error-correcting code MATLAB simulator - University of Michigan (Winter, 2011)☆13Updated 6 years ago
- Side Channels Analysis and Deep Learning☆223Updated 2 years ago
- A python implementation of the SP800-22 Rev 1a PRNG test suite.☆164Updated 4 years ago
- An implementation of the decoding of BCH codes resistant to timing attacks☆10Updated 5 years ago
- A graphical user interface for measuring and performing inter-active analysis of physical unclonable functions (PUFs)☆26Updated 5 years ago
- LTE/WiFi/5G-NR SDR Transceiver☆55Updated 6 years ago
- 5G NR LDPC C++ Implementation☆23Updated last week
- This is a project in which side-channel attacks are researched and developed.☆51Updated 5 years ago
- Full piplined LDPC decoder (IEEE 802.16e) implement in FPGA using Xilinx HLS(C synthesis to Verilog Codes)..☆41Updated 6 years ago
- List of open source channel coding projects and libraries.☆131Updated 3 years ago
- Simple python implementation of binary BCH error-correcting code☆33Updated 5 years ago
- Configurable AES-GCM IP (128, 192, 256 bits)☆39Updated 2 months ago
- The first open source software-based Physically Unclonable Function (PUF) using off-the-shelf SRAM☆102Updated last month
- FPGA implementation of a cryptographically secure physical unclonable function based on learning parity with noise problem.☆15Updated 8 years ago
- PyLFSR☆66Updated last year
- Framework based on Partial Reconfiguration for chip characterization utilizing ring-oscillator PUFs☆12Updated 5 years ago
- Software for Low Density Parity Check codes☆284Updated 5 years ago
- FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)☆124Updated 2 weeks ago
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆77Updated 2 years ago
- True Random Number Generator core implemented in Verilog.☆78Updated 5 years ago
- OpenDPD is an end-to-end learning framework built in PyTorch for power amplifier (PA) modeling and digital pre-distortion (DPD). You are …☆104Updated 2 weeks ago
- A PYNQ overlay demonstrating Pythonic DSP running on Zynq UltraScale+☆40Updated 3 years ago
- A list of VHDL codes implementing cryptographic algorithms☆27Updated 3 years ago
- Playground for implementing LDPC codes on FPGA☆17Updated 2 years ago
- Repo for code developed during the HEAT project (Homomorphic Encryption Applications Technology)☆62Updated 5 years ago
- Creation of LDPC codes & simulation of coding and decoding binary data. Applications to sound and image files.☆144Updated 7 months ago