InsaneMonster / NistRngLinks
Random Number Generator NIST Test Suite framework for python 3.6 - SAILab - University of Siena
☆46Updated 4 years ago
Alternatives and similar repositories for NistRng
Users that are interested in NistRng are comparing it to the libraries listed below
Sorting:
- This is a Python implementation of NIST's A Statistical Test Suite for Random and Pseudorandom Number Generators for Cryptographic Applic…☆179Updated last month
- Defense/Attack PUF Library (DA PUF Library)☆50Updated 5 years ago
- Framework based on Partial Reconfiguration for chip characterization utilizing ring-oscillator PUFs☆10Updated 5 years ago
- FPGA implementation of a physical unclonable function for authentication☆33Updated 8 years ago
- NIST LWC Hardware Design of Ascon with Protection against Power Side-Channel Attacks☆17Updated 2 years ago
- FPGA implementation of a cryptographically secure physical unclonable function based on learning parity with noise problem.☆15Updated 7 years ago
- Simple python implementation of binary BCH error-correcting code☆30Updated 5 years ago
- Repo for code developed during the HEAT project (Homomorphic Encryption Applications Technology)☆61Updated 4 years ago
- Cryptanalysis of Physically Unclonable Functions☆87Updated last year
- Ring Oscillator Physically Unclonable Funtion☆23Updated 3 years ago
- A VHDL IP for ECC (Elliptic Curve Cryptography) hardware acceleration☆39Updated this week
- CoPHEE is a Co-processor for Partially Homomorphic Encrypted Encryption.☆31Updated last year
- BCH error-correcting code MATLAB simulator - University of Michigan (Winter, 2011)☆13Updated 5 years ago
- A Built-in-Self-Test Scheme for Online Evaluation of Physical Unclonable Functions and True Random Number Generators☆23Updated 7 years ago
- An FPGA Implementation of Arbiter PUF with 4x4 Switch Blocks☆15Updated 4 years ago
- A list of VHDL codes implementing cryptographic algorithms☆27Updated 3 years ago
- A graphical user interface for measuring and performing inter-active analysis of physical unclonable functions (PUFs)☆26Updated 5 years ago
- This is a project in which side-channel attacks are researched and developed.☆46Updated 5 years ago
- PyLFSR☆64Updated last year
- An implementation of the decoding of BCH codes resistant to timing attacks☆10Updated 4 years ago
- VHDL Implementation of AES Algorithm☆81Updated 3 years ago
- Simple deep learning side channel attack. Experimental data set based on chipwhisperer.☆29Updated 3 years ago
- An end-to-end chip authentication architecture based on SRAM PUF and public key cryptography.☆17Updated 5 years ago
- NIST LWC Hardware Reference Implementation of Ascon v1.2☆26Updated last year
- Circuit Synthesis for Yao's Garbled Circuit by TinyGarble☆10Updated 4 years ago
- A python implementation of the SP800-22 Rev 1a PRNG test suite.☆162Updated 4 years ago
- SGen is a generator capable of producing efficient hardware designs operating on streaming datasets. “Streaming” means that the dataset i…☆21Updated 3 years ago
- RISC-V instruction set extensions for SM4 block cipher☆20Updated 5 years ago
- A Performance Analysis and Simulation of BCH Code in Matlab☆13Updated 3 years ago
- Modular Exponentiation core written i Verilog. Supports key lengths between 32 and 8192 bits.☆17Updated 4 years ago