InsaneMonster / NistRngLinks
Random Number Generator NIST Test Suite framework for python 3.6 - SAILab - University of Siena
☆45Updated 4 years ago
Alternatives and similar repositories for NistRng
Users that are interested in NistRng are comparing it to the libraries listed below
Sorting:
- This is a Python implementation of NIST's A Statistical Test Suite for Random and Pseudorandom Number Generators for Cryptographic Applic…☆176Updated last week
- A python implementation of the SP800-22 Rev 1a PRNG test suite.☆162Updated 4 years ago
- PyLFSR☆64Updated last year
- NIST LWC Hardware Design of Ascon with Protection against Power Side-Channel Attacks☆17Updated 2 years ago
- This is a project in which side-channel attacks are researched and developed.☆46Updated 5 years ago
- Simple python implementation of binary BCH error-correcting code☆30Updated 5 years ago
- FPGA implementation of a cryptographically secure physical unclonable function based on learning parity with noise problem.☆15Updated 7 years ago
- High-speed full CRYSTALS-DILITHIUM implementation on FPGA: Keygen, Sign, Verify.☆54Updated 2 years ago
- Cryptanalysis of Physically Unclonable Functions☆87Updated 11 months ago
- Repo for code developed during the HEAT project (Homomorphic Encryption Applications Technology)☆61Updated 4 years ago
- ☆56Updated 4 years ago
- True Random Number Generator core implemented in Verilog.☆75Updated 4 years ago
- Ring Oscillator Physically Unclonable Funtion☆23Updated 3 years ago
- Framework based on Partial Reconfiguration for chip characterization utilizing ring-oscillator PUFs☆10Updated 5 years ago
- FPGA implementation of a physical unclonable function for authentication☆32Updated 8 years ago
- An FPGA Implementation of Arbiter PUF with 4x4 Switch Blocks☆15Updated 4 years ago
- Modular Exponentiation core written i Verilog. Supports key lengths between 32 and 8192 bits.☆17Updated 4 years ago
- Side Channels Analysis and Deep Learning☆206Updated 2 years ago
- Hardware implementation of Saber☆8Updated 4 years ago
- Defense/Attack PUF Library (DA PUF Library)☆50Updated 5 years ago
- Configurable AES-GCM IP (128, 192, 256 bits)☆30Updated 10 months ago
- A Performance Analysis and Simulation of BCH Code in Matlab☆13Updated 3 years ago
- DOM Protected Hardware Implementation of AES☆20Updated 9 years ago
- This repo contains the PUF and authentication codes for IoT authentication protocol development project☆11Updated 5 years ago
- The ML_Attack_XOR_PUF is a Machine Learning-based model for attacking the XOR Physical Unclonable Functions using a small number of chall…☆17Updated 4 years ago
- A list of VHDL codes implementing cryptographic algorithms☆27Updated 3 years ago
- ☆24Updated 3 years ago
- a 2048 bit RSA verilog project basing on Montgomery , Karatsuba multiplier☆21Updated 3 years ago
- Verilog Implementation of modular exponentiation using Montgomery multiplication☆34Updated 10 years ago
- Hardware implementation of polynomial multiplication operation of CRYSTALS-KYBER PQC scheme☆34Updated 3 years ago