ISRC-CAS / Summer-2020-HomepageLinks
开源软件供应链点亮计划 - 暑期2020的主页代码。This repository is the homepage for Open Source Promotion Plan - Summer 2020 built with create-react-app.
☆10Updated 11 months ago
Alternatives and similar repositories for Summer-2020-Homepage
Users that are interested in Summer-2020-Homepage are comparing it to the libraries listed below
Sorting:
- An LALR1(1)/LL(1) parser generator in Rust, for multiple languages.☆48Updated 3 years ago
- A hardware accelerated IP packet forwarder running on programmable ICs☆16Updated 2 years ago
- HERMES: sHallow dirEctory stRucture Many-filE fileSystem☆20Updated 6 years ago
- Warning: 🕳 ahead!☆16Updated 5 years ago
- Plagiarism detection tool in Rust (inspired by Stanford Moss)☆51Updated 4 months ago
- Yet Another AsYnc runtime for RuSt.☆34Updated 5 years ago
- A Rust style C++ library.☆19Updated 2 years ago
- ☆11Updated last year
- User-mode trap-and-emulate hypervisor for RISC-V☆13Updated 3 years ago
- Convert regex(es) to dfa.☆14Updated 4 years ago
- Backend & Frontend for JieLabs☆22Updated 2 years ago
- Compile Time RapidJSON: A compile time C++ header only JSON library without bloating yet another hand-crafted JSON parser based on RapidJ…☆15Updated 5 years ago
- PKU CompNet'19 Lab 2 - Homebrew TCP☆12Updated 5 years ago
- Follow nginx log, and find out bad guys!☆21Updated 2 weeks ago
- Relaxed Rust (for cats)☆17Updated 5 years ago
- Convert shared libraries into relocatable objects☆10Updated last year
- Tsinghua Advanced Networking Labs on FPGA☆38Updated 9 months ago
- 自嗨虚拟化软件 - 'Enjoy yourself' type-1 hypervisor software☆25Updated 3 years ago
- CIDR union / subtraction☆14Updated this week
- Asynchronous OS kernel written in Rust.☆34Updated 4 years ago
- Run SPEC CPU 2017 benchmark on OpenHarmony/HarmonyOS NEXT☆25Updated 2 months ago
- 调试大师:你见过最强的内核调试器☆35Updated 4 years ago
- 洛佳的异步内核实验室☆25Updated 4 years ago
- The cold linker☆72Updated last year
- Tomasulo Simulator written in React as the project for Computer Architecture course, Spring 2019, Tsinghua University☆11Updated 6 years ago
- A router IP written in Verilog.☆13Updated 5 years ago
- compile-time DFA-based regular expression engine with C++ template and constexpr☆55Updated 5 years ago
- A WIP Float32 soft FPU implementation☆22Updated 4 years ago
- A hand-written recursive decent Verilog parser.☆11Updated 2 years ago
- [WIP] Tutorial for zCore kernel.☆58Updated 3 years ago