Alternatives and similar repositories for project-pipeline

Users that are interested in project-pipeline are comparing it to the libraries listed below

• Azalea8 / riscv_cpu
  riscv指令集，单周期以及五级流水线CPU
  ☆106Updated last year
• fluctlight001 / nscscc2022_single_tools
  龙芯杯个人赛工具包（适用于个人赛的golden_trace工具）
  ☆62Updated last year
• fluctlight001 / cpu_for_nscscc2022_single
  2022年龙芯杯个人赛 单发射110M（含icache）
  ☆47Updated 3 years ago
• SocialistDalao / UltraMIPS_NSCSCC
  UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.
  ☆147Updated last year
• 15947470421 / digital_IC_experiment
  我设计了一些数字集成电路的教学实验，供大家学习~
  ☆35Updated last year
• Yawei-Ding / ysyx_riscv64_cpu
  ☆72Updated 2 years ago
• peilin-chen / Zhulong-RISCV-CPU
  CPU Design Based on RISCV ISA
  ☆129Updated last year
• CutestPanda / Opensoc
  包含了SOC设计中的通用IP，如外设、总线结构、基础、验证等
  ☆127Updated this week
• MAdrid1011 / USTC-NSCSCC
  中国科学技术大学龙芯杯参赛作品仓库合集
  ☆16Updated last year
• OSCPU / ysyxSoC
  ☆92Updated 4 months ago
• LuYuPromax / DFL-LORA
  ☆70Updated 11 months ago
• fluctlight001 / cpu_for_nscscc2020
  2020龙芯杯个人赛 简易双发射60M（含ibuffer）
  ☆41Updated 5 years ago
• WangXuan95 / USTC-RVSoC
  An FPGA-based RISC-V CPU+SoC with a simple and extensible peripheral bus. 基于FPGA的RISC-V SoC，包含一个RV32I CPU、一个简单可扩展的总线、一些外设。
  ☆428Updated 2 years ago
• NJU-ProjectN / nvboard
  NJU Virtual Board
  ☆299Updated 5 months ago
• spokeyjoe / LoongArchCPU
  A LoongArch pipeline CPU. Project of Computer Architecture Lab @UCAS.
  ☆32Updated last year
• ysyx-ta / ysyx-slides
  ☆29Updated 7 months ago
• wataru030-XIAOHEI / My-RISCV64-CORE-writing
  一生一芯 ， ysyx ， npc . the repo of the YSYX project . a riscv-64 CPU . writing .
  ☆33Updated 3 years ago
• loongson-education / nscscc-wiki
  NSCSCC 信息整合
  ☆252Updated 4 years ago
• ykykzq / SimpleCPU
  基于LoongArch32/MIPS32指令集的七级流水线CPU。2023年龙芯杯（NSCSCC）个人赛参赛作品。
  ☆36Updated 9 months ago
• pku-liang / hlcd-spmm-project
  Course Project for High Level Chip Design （高层次芯片设计）
  ☆18Updated last year
• RV-BOSC / OpenNoC
  ☆220Updated 7 months ago
• OSCPU / yosys-sta
  ☆90Updated 2 months ago
• quanzaihh / Neural-Network-Accelerator
  A Convolutional Neural Network Accelerator implementation on FPGA, xilinx （xczu7ev-ffvc1156-2-i）, The inference of yolov8 took 60ms.
  ☆505Updated 6 months ago
• zhhangBian / BOOM_chip
  乱序双发处理器，在2024年计算机系统能力大赛CPU赛道（龙芯杯）获二等奖，全国第四
  ☆18Updated last year
• lizhirui / AXI_spec_chinese
  AXI协议规范中文翻译版
  ☆171Updated 3 years ago
• arch-simulator-sig / advanced-computer-architecture
  体系结构研讨 + ysyx高阶大纲 (WIP
  ☆194Updated last year
• DawnCarol / microarch
  ☆220Updated last month
• Evensgn / RISC-V-CPU
  RISC-V CPU with 5-stage pipeline, implemented in Verilog HDL.
  ☆344Updated 8 years ago
• renyangang / riscv-mcu
  This project utilizes the Digital circuit simulation software,to build a CPU that supports a simple instruction set and simple peripheral…
  ☆77Updated 9 months ago
• ysyx-ta / ysyx-summer-readings
  ☆66Updated last year