FlyMachinee / project-pipelineLinks
☆16Updated 7 months ago
Alternatives and similar repositories for project-pipeline
Users that are interested in project-pipeline are comparing it to the libraries listed below
Sorting:
- A binary classification method base on mediapipe facial keypoints using GCN☆7Updated 6 months ago
- 第八届集创赛紫光同创杯国二FPGA部分☆21Updated 9 months ago
- 本工程使用纯verilog编写rtl代码,在FPGA上搭建神经网络LeNet-5,实现手写数字识别的功能。☆23Updated 8 months ago
- A project implementing Flappy Bird using Verilog☆8Updated 6 months ago
- riscv指令集,单周期以及五级流水线CPU☆77Updated 6 months ago
- 此项目为西安交通大学信息工程资料共享计划☆24Updated 5 months ago
- NUDT SysY Compiler for CSC-2024☆13Updated 3 months ago
- Vision Transformer Accelerator implemented in Vivado HLS for Xilinx FPGAs.☆13Updated 6 months ago
- 北京邮电大学本科学士学位论文模板☆24Updated 2 months ago
- Evon supports the Unified Naming Convention, allowing Evon to be compatible with 99.9% of modern scripts.☆67Updated 3 months ago
- Hydrogen Executor is a most popular Roblox Exploit for Android and PC in the market nowadays. You can install it on any Android, iOS or W…☆26Updated 3 months ago
- 兰州大学校园网认证命令行工具🎓☆8Updated 4 months ago
- 人工智能导论大作业☆7Updated 2 months ago
- "Technoblade never dies!"☆15Updated 4 months ago
- My first project, a task reminder app.☆15Updated 5 months ago
- 用verilog设计8位cpu☆7Updated 5 years ago
- 包含了SOC设计中的通用IP,如外设、总线结构、基础、验证等☆97Updated 2 weeks ago
- 乱序双发处理器,在2024年计算机系统能力大赛CPU赛道(龙芯杯)获二等奖,全国第四☆15Updated 10 months ago
- 龙芯杯个人赛工具包(适用于个人赛的golden_trace工具)☆58Updated last year
- 复旦大学 数字逻辑与部件设计实验 2020秋☆50Updated 3 years ago
- Build with Jetpack compose and make a powerful Dice Roller App☆9Updated 4 months ago
- ☆37Updated last year
- This repository implements a scaled-down LLaMA 2-like model on an ARM Cortex-M3 soft core, with a custom systolic array RTL module for ef…☆12Updated 3 weeks ago
- This project utilizes the Digital circuit simulation software,to build a CPU that supports a simple instruction set and simple peripheral…☆67Updated 3 months ago
- 一步一步写MIPS CPU☆823Updated 3 years ago
- CPU Design Based on RISCV ISA☆117Updated last year
- A LoongArch pipeline CPU. Project of Computer Architecture Lab @UCAS.☆23Updated last year
- ☆68Updated 2 years ago
- Official implementation for "Pruning Large Language Models with Semi-Structural Adaptive Sparse Training" (AAAI 2025)☆12Updated 2 weeks ago
- ☆80Updated 3 weeks ago