Agent skills for veriloga
☆39Jul 21, 2026Updated 3 months ago
Alternatives and similar repositories for veriloga-skills
Users that are interested in veriloga-skills are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Collection for agent skills on analog and mixed-signal (AMS) IC (integrated circuit) design☆35Jun 5, 2026Updated 5 months ago
- SAR ADC design knowledge base for agentic IC design: architecture, CDAC, comparator, bootstrap, async logic, integration, and Spectre ver…☆19Apr 5, 2026Updated 7 months ago
- A toolbox for ADC modeling, testing, analysis, and calibration, etc.☆166Updated this week
- 12 agentic skills for analog IC design — architecture, sizing, verification, cross-model review, knowledge graph, and self-evolution. Wor…☆90Jul 2, 2026Updated 4 months ago
- ☆59Dec 25, 2025Updated 10 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Agent skill for simulating gmoverid characteristics and gmoverid-based design☆146Jul 7, 2026Updated 4 months ago
- Interactive lessons and reference material for analog and mixed-signal circuits and systems, including ADCs, PLLs, feedback, noise, and s…☆57Nov 3, 2026Updated last week
- Bridge between LLM-Agent and Cadence Virtuoso. A new infrastructure for Agentic Analog and Mixed-Signal Design.☆1,043Updated this week
- Utilities and a PDK for a custom GaAs process provided as Python packages for use with nazca-degin (https://nazca-design.org/) (fork with…☆18Jul 13, 2026Updated 3 months ago
- ☆23May 26, 2026Updated 5 months ago
- dskill — SKILL Decompiler on RHEL7/CentOS7 (glibc 2.17). Binary-only release.☆18May 12, 2026Updated 6 months ago
- Circuit design assets, SPICE fixtures, and an auditable Agent workflow☆146Updated this week
- Port of ciccreator to Python☆23Updated this week
- A Python and SKILL Framework for Cadence Virtuoso☆60Dec 13, 2025Updated 11 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Verilog Visualization: generate graph form verilog file and folder, support exporting to png, svg, html☆19Sep 30, 2026Updated last month
- Run Synopsys VCS in Docker, for ALL users on a shared server.☆11Feb 23, 2022Updated 4 years ago
- ☆48Oct 29, 2026Updated 2 weeks ago
- Circuit Automatic Characterization Engine☆16Sep 24, 2026Updated last month
- Artifacts for the SCVP lecture☆12Nov 17, 2021Updated 4 years ago
- PACOSYT: a Machine Learning based PAssive COmponent SYthesis Tool☆13Feb 1, 2023Updated 3 years ago
- Ripple Effect Protocol☆14Oct 2, 2025Updated last year
- Stroke-based Character Reconstruction ---> https://arxiv.org/abs/1806.08990☆16Dec 6, 2021Updated 4 years ago
- ☆14Jun 16, 2025Updated last year
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- A Python parser for hSpice output files and documentation of the hSpice output file format☆28Mar 25, 2026Updated 7 months ago
- An analog circuit topology benchmark for LLMs☆17Jun 23, 2026Updated 4 months ago
- Extending BookSim2.0 and HotSpot6.0 for Power, Performance and Thermal evaluation of 3D NoC Architectures☆14Aug 9, 2019Updated 7 years ago
- Go from RTL + constraints to GDSII on any free PDK, with as little setup as possible. One clone and one install command give you eight op…☆33Updated this week
- DeviceModelingToolkit (DMT) is a Python tool targeted at helping modeling engineers extract model parameters, run circuit and TCAD simula…☆13Nov 5, 2026Updated last week
- OpenCpuX wrapper for a Unicorn/QEMU ARM core ISS☆10Jun 26, 2026Updated 4 months ago
- Advanced Integrated Circuits 2025☆14Nov 1, 2025Updated last year
- A python3 gm/ID starter kit☆102May 22, 2026Updated 5 months ago
- cadence原理图转visio绘图☆46May 29, 2026Updated 5 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Interactive Device Simulator☆13Jan 10, 2024Updated 2 years ago
- Examples of analog circuit design with sEKV for the open source IHP 130nm technology☆33Jun 5, 2025Updated last year
- DBT-RISE - A versatile Dynamic Binary Translation (DBT) based environment to implement instruction set simulator (ISS)☆12Updated this week
- DreamRAM: A Fine-Grained Configurable Design Space Modeling Tool for Custom 3D Die-Stacked DRAM☆25Sep 10, 2026Updated 2 months ago
- The DM Mono font enhenced by the Nerd Fonts Patcher.☆20Dec 27, 2023Updated 2 years ago
- Tightly Coupled Bus, low complexity, high performance system bus.☆13Updated this week
- The release repo for SpiceXplorer project. Developed by MacAnalog research group.☆21Oct 26, 2026Updated 2 weeks ago
Are these results useful?