Agent skills for veriloga
☆33Jul 21, 2026Updated last month
Alternatives and similar repositories for veriloga-skills
Users that are interested in veriloga-skills are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Collection for agent skills on analog and mixed-signal (AMS) IC (integrated circuit) design☆31Jun 5, 2026Updated 3 months ago
- A toolbox for ADC modeling, testing, analysis, and calibration, etc.☆139Jul 9, 2026Updated 2 months ago
- 12 agentic skills for analog IC design — architecture, sizing, verification, cross-model review, knowledge graph, and self-evolution. Wor…☆68Jul 2, 2026Updated 2 months ago
- ☆55Dec 25, 2025Updated 8 months ago
- Agent skill for simulating gmoverid characteristics and gmoverid-based design☆122Jul 7, 2026Updated 2 months ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Bridge between LLM-Agent and Cadence Virtuoso. A new infrastructure for Agentic Analog and Mixed-Signal Design.☆723Updated this week
- dskill — SKILL Decompiler on RHEL7/CentOS7 (glibc 2.17). Binary-only release.☆17May 12, 2026Updated 4 months ago
- Utilities and a PDK for a custom GaAs process provided as Python packages for use with nazca-degin (https://nazca-design.org/) (fork with…☆16Jul 13, 2026Updated 2 months ago
- Python-to-schematic generator for Cadence Virtuoso. Define circuits in Python, auto-generate CDL netlists and schematics.☆32Aug 25, 2026Updated 2 weeks ago
- Port of ciccreator to Python☆22Aug 30, 2026Updated 2 weeks ago
- Extending BookSim2.0 and HotSpot6.0 for Power, Performance and Thermal evaluation of 3D NoC Architectures☆14Aug 9, 2019Updated 7 years ago
- Artifacts for the SCVP lecture☆12Nov 17, 2021Updated 4 years ago
- ☆70Updated this week
- 浙江大学 ZJU 报告模板 (LaTex & Typora-Markdown)☆21Mar 11, 2025Updated last year
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- A Verilog Filelist parser in Rust☆11Mar 25, 2022Updated 4 years ago
- Wavious Wlink☆12Oct 28, 2021Updated 4 years ago
- cadence原理图转visio绘图☆44May 29, 2026Updated 3 months ago
- A tool for making password-protected files☆12Jul 6, 2023Updated 3 years ago
- Claude Code / Codex CLI skill that scaffolds a runnable UVM testbench (APB / AHB-Lite / AXI4-Lite + generic-bus fallback) from an IP sp…☆24Jul 14, 2026Updated last month
- Designing Full Chip from IEEE Paper using AI in SKY130☆43Jul 4, 2026Updated 2 months ago
- Evidence profiles for AI-generated RTL that expose what functional benchmarks miss. Seeking collaborators, design partners, and validatio…☆20Updated this week
- Advanced Peripheral Bus (APB) UVM testbench project☆10Apr 9, 2017Updated 9 years ago
- A Xtext based SystemRDL editor with syntax highlighting and context sensitive help☆12Feb 9, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- This repository contains an example of the connection between an UVM Testbench and a Python reference model.☆12Nov 6, 2019Updated 6 years ago
- Hardware Design, Exploration, and Code Generation for SoC Designers☆12Dec 15, 2019Updated 6 years ago
- ☆12Dec 27, 2022Updated 3 years ago
- GUI for gds2palace RFIC FEM simulation worklow☆32Sep 6, 2026Updated last week
- ☆62May 22, 2026Updated 3 months ago
- ☆24Mar 19, 2026Updated 5 months ago
- Virtual Breadboard / PCB simulation for Prototyping and Educational Purposes☆15Jun 4, 2023Updated 3 years ago
- UVM components for DSP tasks (MODulation/DEModulation)☆16Mar 2, 2022Updated 4 years ago
- VIP-Bench benchmarks for evaluating secure computation frameworks (e.g., HE, MPC, SE, etc...)☆13Jun 9, 2023Updated 3 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- 利用C语言和单片机开发了一个自己设计的智能指纹密码锁。包含了PCB图纸; Developed a self-designed smart fingerprint combination lock using C language and microcontroller. P…☆14Sep 3, 2022Updated 4 years ago
- PCIe System Verilog Verification Environment developed for PCIe course☆16Mar 26, 2024Updated 2 years ago
- Paper download through sci-hub by python scraping☆14Jun 11, 2020Updated 6 years ago
- Common Agent is a generic agent implemented in SystemVerilog, based on UVM methodology, which can be easily extended to create very fast …☆13Apr 29, 2015Updated 11 years ago
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆14Nov 9, 2015Updated 10 years ago
- Code for "Understanding Metastability in SAR ADCs: Part II: Asynchronous"☆13Apr 19, 2022Updated 4 years ago
- ☆15Dec 6, 2023Updated 2 years ago