Agent skills for veriloga
☆24May 18, 2026Updated last month
Alternatives and similar repositories for veriloga-skills
Users that are interested in veriloga-skills are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Collection for agent skills on analog and mixed-signal (AMS) IC (integrated circuit) design☆27Jun 5, 2026Updated last month
- 12 agentic skills for analog IC design — architecture, sizing, verification, cross-model review, knowledge graph, and self-evolution. Wor…☆42Jul 2, 2026Updated last week
- A toolbox for ADC modeling, testing, analysis, and calibration, etc.☆126Updated this week
- Bridge between LLM-Agent and Cadence Virtuoso. A new infrastructure for Agentic Analog and Mixed-Signal Design.☆550Updated this week
- Extending BookSim2.0 and HotSpot6.0 for Power, Performance and Thermal evaluation of 3D NoC Architectures☆14Aug 9, 2019Updated 6 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- ☆51Dec 25, 2025Updated 6 months ago
- ☆33Jul 2, 2026Updated last week
- UVM components for DSP tasks (MODulation/DEModulation)☆16Mar 2, 2022Updated 4 years ago
- Agent skill for simulating gmoverid characteristics and gmoverid-based design☆115Jul 7, 2026Updated last week
- This repository defines a Claude Code skill for working with Verilog☆17Apr 21, 2026Updated 2 months ago
- A Verilog Filelist parser in Rust☆11Mar 25, 2022Updated 4 years ago
- ☆12Dec 27, 2022Updated 3 years ago
- Functional Verification of Physical Layer of PCI Express Gen5.0 Graduation Project Using UVM☆29Jul 17, 2025Updated 11 months ago
- Designing Full Chip from IEEE Paper using AI in SKY130☆21Jul 4, 2026Updated last week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Wavious Wlink☆12Oct 28, 2021Updated 4 years ago
- PSSGen: Portable Test and Stimulus Standard DSL Generator☆15Jun 30, 2026Updated 2 weeks ago
- A tool for making password-protected files☆12Jul 6, 2023Updated 3 years ago
- ☆57May 22, 2026Updated last month
- Advanced Peripheral Bus (APB) UVM testbench project☆10Apr 9, 2017Updated 9 years ago
- A Xtext based SystemRDL editor with syntax highlighting and context sensitive help☆12Feb 9, 2024Updated 2 years ago
- This repository is compilation of basics of System Verilog Assertions in context of formal verification☆25Mar 7, 2019Updated 7 years ago
- The purpose of the repo is to support CORE-V Wally architectural verification☆18Nov 11, 2025Updated 8 months ago
- tencent-ima-copilot-mcp☆113Feb 9, 2026Updated 5 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- This repository contains an example of the connection between an UVM Testbench and a Python reference model.☆12Nov 6, 2019Updated 6 years ago
- A simple cycle accurate template model for ASIC/FPGA hardware design. Including a cycle accurate FIFO design example. More designs are co…☆17Sep 5, 2019Updated 6 years ago
- ☆16May 25, 2026Updated last month
- Code for "Understanding Metastability in SAR ADCs: Part II: Asynchronous"☆12Apr 19, 2022Updated 4 years ago
- VIP-Bench benchmarks for evaluating secure computation frameworks (e.g., HE, MPC, SE, etc...)☆13Jun 9, 2023Updated 3 years ago
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆14Nov 9, 2015Updated 10 years ago
- 利用C语言和单片机开发了一个自己设计的智能指纹密码锁。包含了PCB图纸; Developed a self-designed smart fingerprint combination lock using C language and microcontroller. P…☆14Sep 3, 2022Updated 3 years ago
- ☆18Dec 28, 2021Updated 4 years ago
- LPC (Linear Predictive Coding) decoder in C++☆13Dec 21, 2016Updated 9 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- UVM verification platform for DW_apb_i2c IP core(Master Mode)☆13Aug 21, 2023Updated 2 years ago
- A SystemC + DRAMSim2 simulator for exploring the SpMV hardware accelerator design space.☆15Nov 9, 2014Updated 11 years ago
- Research enablement kit for designing and prototyping a Cortex-M0–based SoC with custom IP integration (education, research)☆18Jun 13, 2025Updated last year
- Lightweight unit testing framework for C/C++ projects. Suitable for embedded devices.☆20Feb 21, 2017Updated 9 years ago
- Backup: Library implementing a C TLM-2 style to bridge C models to SystemC TLM-2.0 (C++) from GreenSocs (https://git.greensocs.com/tlm/tl…☆19Aug 13, 2018Updated 7 years ago
- TinyVers Heterogeneous SoC consists of a reconfigurable FlexML accelerator, a RISC-V processor, an eMRAM and a power management system.☆25Jul 12, 2023Updated 3 years ago
- Minimal TPU implementation with 8x8 systolic array and PyTorch integration☆64Jan 26, 2026Updated 5 months ago