0qinghao / istyle-verilog-formatter
Open source implementation of a Verilog formatter
☆22Updated 4 years ago
Alternatives and similar repositories for istyle-verilog-formatter:
Users that are interested in istyle-verilog-formatter are comparing it to the libraries listed below
- Verilog formatter☆189Updated last year
- VSCode extension for enhancing verilog☆24Updated 11 months ago
- Open source implementation of a Verilog formatter☆178Updated 3 years ago
- Light-weight RISC-V RV32IMC microcontroller core.☆104Updated 8 years ago
- Verilog极简教程☆36Updated 5 years ago
- Hardware design with Chisel☆31Updated 2 years ago
- 使用 VSCode 舒适地开发 Verilog☆30Updated 4 years ago
- Digital timing diagram rendering engine☆61Updated 6 years ago
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆114Updated 2 years ago
- Automatically generate verilog module ports,instance and instance connections ,for sublime text 2&3☆35Updated 11 years ago
- SpinalHDL-tutorial based on Jupyter Notebook☆132Updated 9 months ago
- ☆63Updated 4 years ago
- Cortex M0 based SoC☆71Updated 3 years ago
- 国产VU13P加速卡资料☆67Updated 2 weeks ago
- Base project for the MicroZed☆29Updated 4 years ago
- Devotes to open source FPGA☆28Updated 4 years ago
- Open-source RISC-V cryptographic hardware token, RTL repo☆19Updated 2 years ago
- Render waveforms inside VSCode with WaveDrom☆36Updated 8 months ago
- Async-Karin is an asynchronous framework for FPGA written in Verilog. It has been tested on a Xilinx Artix-7 board and an Altera Cyclone-…☆30Updated 4 years ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆51Updated 9 months ago
- Synopsys License patcher☆31Updated 6 months ago
- The GNU MCU Eclipse RISC-V Embedded GCC☆77Updated 5 years ago
- Gigabit Ethernet UDP communication driver☆74Updated 5 years ago
- HDL support for VS Code☆317Updated this week
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆103Updated 2 years ago
- 《FPGA应用开发和仿真》(机械工业出版社2018年第1版 ISBN:9787111582786)的源码。Source Code of the book FPGA Application Development and Simulation(CHS).☆130Updated 5 months ago
- The Ultra-Low Power RISC Core☆15Updated 4 years ago
- A series of (practise) projects of RISC-V cores. All cores will support at least the I instruction set. Expect bugs/limitations for earli…☆29Updated 6 years ago
- Peripheral Interface of FPGA☆34Updated 3 years ago
- Translated SpinalHDL-Doc(v1.7.2) into Chinese☆48Updated last year