Alternatives and similar repositories for istyle-verilog-formatter

Users that are interested in istyle-verilog-formatter are comparing it to the libraries listed below

• ericsonj / verilog-format
  Verilog formatter
  ☆199Updated 2 years ago
• thomasrussellmurphy / istyle-verilog-formatter
  Open source implementation of a Verilog formatter
  ☆183Updated 3 years ago
• RainEggplant / vscode-verilog-integration
  使用 VSCode 舒适地开发 Verilog
  ☆36Updated 5 years ago
• ilg-archived / riscv-none-gcc
  The GNU MCU Eclipse RISC-V Embedded GCC
  ☆79Updated 6 years ago
• zhajio1988 / wavedrom
  Digital timing diagram rendering engine
  ☆63Updated 7 years ago
• truecrab / VSCode_Extension_Verilog
  VSCode extension for enhancing verilog
  ☆25Updated last year
• rgwan / kamikaze
  Light-weight RISC-V RV32IMC microcontroller core.
  ☆104Updated 8 years ago
• zion-group / VerilogCodingStyle
  ☆65Updated 5 years ago
• Nitcloud / Digital-IDE
  在vscode上的数字设计开发插件
  ☆392Updated 2 years ago
• loykylewong / FPGA-Application-Development-and-Simulation
  《FPGA应用开发和仿真》（机械工业出版社2018年第1版 ISBN:9787111582786）的源码。Source Code of the book FPGA Application Development and Simulation(CHS).
  ☆132Updated last week
• redpanda3 / chisel-book
  Hardware design with Chisel
  ☆35Updated 2 years ago
• mshr-h / vscode-verilog-hdl-support
  HDL support for VS Code
  ☆346Updated last week
• lizhirui / AXI-SDCard-High-Speed-Controller
  A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)
  ☆126Updated 3 years ago
• Scaleda / Scaleda
  Scale-able EDA for FPGA, Verilog/Vivado/Quartus and more
  ☆40Updated last year
• NingHeChuan / Open-FPGA
  Devotes to open source FPGA
  ☆28Updated 5 years ago
• risclite / R8051
  8051 soft CPU core. 700-lines statements for 111 instructions . Fully synthesizable Verilog-2001 core.
  ☆196Updated 6 years ago
• xiaowuzxc / SparrowRV
  An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.
  ☆72Updated 2 years ago
• freecores / 8051
  8051 core
  ☆109Updated 11 years ago
• BinaryHackerLab / SynopsysMonoSlayer
  Synopsys License patcher
  ☆37Updated last year
• BinaryHackerLab / CadenceLicensePatcher
  Patch cadence products
  ☆56Updated last year
• Adancurusul / EveIDE_LIGHT
  A lightweight IDE that supports verilog simulation and RISC-V code compilation
  ☆54Updated 3 years ago
• XUANTIE-RV / opene906
  OpenXuantie - OpenE906 Core
  ☆151Updated last year
• ic7x24 / verilog-mini-demo
  Verilog极简教程
  ☆36Updated 6 years ago
• microdynamics-cpu / tree-core-ide
  The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…
  ☆113Updated 3 years ago
• Tian-Changsong / Verilog-Automatic
  Automatically generate verilog module ports,instance and instance connections ,for sublime text 2&3
  ☆37Updated 12 years ago
• jijingg / Spinal-bootcamp
  SpinalHDL-tutorial based on Jupyter Notebook
  ☆148Updated last year
• XUANTIE-RV / opene902
  OpenXuantie - OpenE902 Core
  ☆166Updated last year
• maswx / vu13p
  国产VU13P加速卡资料
  ☆81Updated 9 months ago
• cjhonlyone / NandFlashController
  AXI Interface Nand Flash Controller (Sync mode)
  ☆99Updated last year
• xupsh / ZynqBook
  基于Xilinx Zynq 嵌入式软硬件协同设计实战指南
  ☆86Updated 10 years ago