Alternatives and similar repositories for istyle-verilog-formatter

Users that are interested in istyle-verilog-formatter are comparing it to the libraries listed below

• ericsonj / verilog-format
  Verilog formatter
  ☆194Updated last year
• thomasrussellmurphy / istyle-verilog-formatter
  Open source implementation of a Verilog formatter
  ☆179Updated 3 years ago
• RainEggplant / vscode-verilog-integration
  使用 VSCode 舒适地开发 Verilog
  ☆33Updated 4 years ago
• redpanda3 / chisel-book
  Hardware design with Chisel
  ☆33Updated 2 years ago
• zhajio1988 / wavedrom
  Digital timing diagram rendering engine
  ☆62Updated 7 years ago
• truecrab / VSCode_Extension_Verilog
  VSCode extension for enhancing verilog
  ☆25Updated last year
• rgwan / kamikaze
  Light-weight RISC-V RV32IMC microcontroller core.
  ☆104Updated 8 years ago
• mshr-h / vscode-verilog-hdl-support
  HDL support for VS Code
  ☆328Updated this week
• ilg-archived / riscv-none-gcc
  The GNU MCU Eclipse RISC-V Embedded GCC
  ☆79Updated 5 years ago
• Nitcloud / Digital-IDE
  在vscode上的数字设计开发插件
  ☆382Updated 2 years ago
• ic7x24 / verilog-mini-demo
  Verilog极简教程
  ☆36Updated 6 years ago
• zion-group / VerilogCodingStyle
  ☆63Updated 4 years ago
• loykylewong / FPGA-Application-Development-and-Simulation
  《FPGA应用开发和仿真》（机械工业出版社2018年第1版 ISBN:9787111582786）的源码。Source Code of the book FPGA Application Development and Simulation(CHS).
  ☆130Updated last month
• lizhirui / AXI-SDCard-High-Speed-Controller
  A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)
  ☆121Updated 2 years ago
• bmpenuelas / waveform-render-vscode
  Render waveforms inside VSCode with WaveDrom
  ☆37Updated 2 months ago
• freecores / 8051
  8051 core
  ☆107Updated 11 years ago
• risclite / R8051
  8051 soft CPU core. 700-lines statements for 111 instructions . Fully synthesizable Verilog-2001 core.
  ☆185Updated 5 years ago
• WangXuan95 / FPGA-HDMI
  An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器
  ☆58Updated last year
• Tian-Changsong / Verilog-Automatic
  Automatically generate verilog module ports,instance and instance connections ,for sublime text 2&3
  ☆36Updated 11 years ago
• suisuisi / FPGAandPeripheralInterface
  Peripheral Interface of FPGA
  ☆38Updated 4 years ago
• rongcuid / riscv-megaproject
  A series of (practise) projects of RISC-V cores. All cores will support at least the I instruction set. Expect bugs/limitations for earli…
  ☆29Updated 6 years ago
• jaruiz / light52
  Yet another free 8051 FPGA core
  ☆35Updated 6 years ago
• XUANTIE-RV / opene906
  OpenXuantie - OpenE906 Core
  ☆139Updated last year
• BinaryHackerLab / SynopsysMonoSlayer
  Synopsys License patcher
  ☆34Updated 10 months ago
• maswx / vu13p
  国产VU13P加速卡资料
  ☆73Updated 4 months ago
• xpack-dev-tools / riscv-none-embed-gcc-xpack
  DEPRECATED: Please update to risc-none-elf-gcc-xpack
  ☆124Updated 2 years ago
• jijingg / Spinal-bootcamp
  SpinalHDL-tutorial based on Jupyter Notebook
  ☆138Updated last year
• cjhonlyone / NandFlashController
  AXI Interface Nand Flash Controller (Sync mode)
  ☆96Updated 11 months ago
• microdynamics-cpu / tree-core-ide
  The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…
  ☆107Updated 2 years ago
• thuCGRA / SpinalHDL_Chinese_Doc
  Translated SpinalHDL-Doc(v1.7.2) into Chinese
  ☆49Updated 2 years ago