Alternatives and similar repositories for istyle-verilog-formatter

Users that are interested in istyle-verilog-formatter are comparing it to the libraries listed below

• ericsonj / verilog-format
  Verilog formatter
  ☆198Updated last year
• thomasrussellmurphy / istyle-verilog-formatter
  Open source implementation of a Verilog formatter
  ☆181Updated 3 years ago
• zhajio1988 / wavedrom
  Digital timing diagram rendering engine
  ☆63Updated 7 years ago
• truecrab / VSCode_Extension_Verilog
  VSCode extension for enhancing verilog
  ☆25Updated last year
• RainEggplant / vscode-verilog-integration
  使用 VSCode 舒适地开发 Verilog
  ☆34Updated 5 years ago
• ilg-archived / riscv-none-gcc
  The GNU MCU Eclipse RISC-V Embedded GCC
  ☆79Updated 5 years ago
• redpanda3 / chisel-book
  Hardware design with Chisel
  ☆34Updated 2 years ago
• rgwan / kamikaze
  Light-weight RISC-V RV32IMC microcontroller core.
  ☆105Updated 8 years ago
• lizhirui / AXI-SDCard-High-Speed-Controller
  A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)
  ☆123Updated 3 years ago
• Nitcloud / Digital-IDE
  在vscode上的数字设计开发插件
  ☆386Updated 2 years ago
• zion-group / VerilogCodingStyle
  ☆65Updated 5 years ago
• mshr-h / vscode-verilog-hdl-support
  HDL support for VS Code
  ☆334Updated last week
• freecores / 8051
  8051 core
  ☆106Updated 11 years ago
• maswx / vu13p
  国产VU13P加速卡资料
  ☆76Updated 5 months ago
• cnrv / RVSC2023
  RISC-V Summit China 2023
  ☆40Updated last year
• WangXuan95 / FPGA-HDMI
  An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器
  ☆65Updated last year
• Adancurusul / EveIDE_LIGHT
  A lightweight IDE that supports verilog simulation and RISC-V code compilation
  ☆54Updated 3 years ago
• ic7x24 / verilog-mini-demo
  Verilog极简教程
  ☆37Updated 6 years ago
• XUANTIE-RV / opene906
  OpenXuantie - OpenE906 Core
  ☆140Updated last year
• yaozhaosh / e200_opensource
  The Ultra-Low Power RISC Core
  ☆15Updated 5 years ago
• xiaochuang-lxc / wavedraw
  draw interface wave by python
  ☆18Updated 7 months ago
• risclite / R8051
  8051 soft CPU core. 700-lines statements for 111 instructions . Fully synthesizable Verilog-2001 core.
  ☆187Updated 5 years ago
• fpgadeveloper / microzed-base
  Base project for the MicroZed
  ☆28Updated 4 years ago
• xiaowuzxc / SparrowRV
  An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.
  ☆62Updated 2 years ago
• loykylewong / FPGA-Application-Development-and-Simulation
  《FPGA应用开发和仿真》（机械工业出版社2018年第1版 ISBN:9787111582786）的源码。Source Code of the book FPGA Application Development and Simulation(CHS).
  ☆132Updated 3 weeks ago
• XUANTIE-RV / opene902
  OpenXuantie - OpenE902 Core
  ☆154Updated last year
• suisuisi / FPGAandPeripheralInterface
  Peripheral Interface of FPGA
  ☆40Updated 4 years ago
• cjhonlyone / NandFlashController
  AXI Interface Nand Flash Controller (Sync mode)
  ☆96Updated last year
• Tian-Changsong / Verilog-Automatic
  Automatically generate verilog module ports,instance and instance connections ,for sublime text 2&3
  ☆37Updated 12 years ago
• thuCGRA / SpinalHDL_Chinese_Doc
  Translated SpinalHDL-Doc(v1.7.2) into Chinese
  ☆52Updated 2 years ago