Alternatives and similar repositories for istyle-verilog-formatter

Users that are interested in istyle-verilog-formatter are comparing it to the libraries listed below

• ericsonj / verilog-format
  Verilog formatter
  ☆199Updated last year
• zhajio1988 / wavedrom
  Digital timing diagram rendering engine
  ☆63Updated 7 years ago
• thomasrussellmurphy / istyle-verilog-formatter
  Open source implementation of a Verilog formatter
  ☆183Updated 3 years ago
• rgwan / kamikaze
  Light-weight RISC-V RV32IMC microcontroller core.
  ☆104Updated 8 years ago
• ilg-archived / riscv-none-gcc
  The GNU MCU Eclipse RISC-V Embedded GCC
  ☆78Updated 6 years ago
• RainEggplant / vscode-verilog-integration
  使用 VSCode 舒适地开发 Verilog
  ☆35Updated 5 years ago
• redpanda3 / chisel-book
  Hardware design with Chisel
  ☆35Updated 2 years ago
• zion-group / VerilogCodingStyle
  ☆65Updated 5 years ago
• fpgadeveloper / microzed-base
  Base project for the MicroZed
  ☆30Updated 4 years ago
• freecores / 8051
  8051 core
  ☆109Updated 11 years ago
• ic7x24 / verilog-mini-demo
  Verilog极简教程
  ☆36Updated 6 years ago
• maswx / vu13p
  国产VU13P加速卡资料
  ☆80Updated 9 months ago
• lizhirui / AXI-SDCard-High-Speed-Controller
  A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)
  ☆126Updated 3 years ago
• Tian-Changsong / Verilog-Automatic
  Automatically generate verilog module ports,instance and instance connections ,for sublime text 2&3
  ☆37Updated 12 years ago
• mshr-h / vscode-verilog-hdl-support
  HDL support for VS Code
  ☆344Updated this week
• FDU-ME-ARC / NVMeCHA
  ☆19Updated 4 years ago
• truecrab / VSCode_Extension_Verilog
  VSCode extension for enhancing verilog
  ☆25Updated last year
• RHSResearchLLC / XilinxAR65444
  Repository for Xilinx PCIe DMA drivers
  ☆47Updated 7 years ago
• risclite / R8051
  8051 soft CPU core. 700-lines statements for 111 instructions . Fully synthesizable Verilog-2001 core.
  ☆196Updated 6 years ago
• SuperSodaSea / Plugcat
  Plug & Play.
  ☆46Updated 3 weeks ago
• FilMarini / FPGA_CDR_core
  FPGA implementation of a CDR targeting a Xilinx Kintex-7 for data rates up to 250 MHz
  ☆18Updated 4 years ago
• cjhonlyone / NandFlashController
  AXI Interface Nand Flash Controller (Sync mode)
  ☆98Updated last year
• loykylewong / FPGA-Application-Development-and-Simulation
  《FPGA应用开发和仿真》（机械工业出版社2018年第1版 ISBN:9787111582786）的源码。Source Code of the book FPGA Application Development and Simulation(CHS).
  ☆132Updated 2 weeks ago
• XUANTIE-RV / opene902
  OpenXuantie - OpenE902 Core
  ☆165Updated last year
• CoreyChen922 / sata3_host_controller
  It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.
  ☆76Updated last year
• thuCGRA / SpinalHDL_Chinese_Doc
  Translated SpinalHDL-Doc(v1.7.2) into Chinese
  ☆51Updated 2 years ago
• cnrv / RVSC2023
  RISC-V Summit China 2023
  ☆40Updated 2 years ago
• DUNE / pl-nvme
  ☆36Updated 5 years ago
• verimake-team / SparkRoad-V
  ☆64Updated 11 months ago
• Scaleda / Scaleda
  Scale-able EDA for FPGA, Verilog/Vivado/Quartus and more
  ☆40Updated last year