Alternatives and similar repositories for ravel

Users that are interested in ravel are comparing it to the libraries listed below

• ACMClassCourses / MS108-2020
  ☆17Updated 3 years ago
• oscardhc / Compiler-Spider
  http://spider.oscardhc.com
  ☆12Updated 4 years ago
• Engineev / mocker
  A compiler for course Compiler 2019
  ☆16Updated 5 years ago
• ZYHowell / YPU
  YPU is a part of RISCV pipelined CPU for demo-use
  ☆5Updated 4 years ago
• peterzheng98 / Compiler-2020
  ☆19Updated 5 years ago
• ZYHowell / Yx
  Yx: a language only for demo use
  ☆17Updated 3 years ago
• ACMClassCourses / Compiler-Design-Implementation
  ☆77Updated 10 months ago
• MasterJH5574 / Mx-Compiler
  🔪Mx-Star Compiler Project
  ☆14Updated 5 years ago
• ACMClassCourses / acmOS-riscv
  OS for fun
  ☆11Updated 4 years ago
• sxtyzhangzk / MxCompiler
  A Mx-language compiler focused on backend optimization (Compiler Project of ACM class @ SJTU)
  ☆9Updated 6 years ago
• peterzheng98 / Compiler-2020-testcases
  ☆8Updated 5 years ago
• cmd2001 / jLock
  Python Script to Open SJTU Dormitory Smart Lock
  ☆10Updated 2 years ago
• ACMClassCourses / RISCV-CPU
  MS108 Course Project, SJTU ACM Class.
  ☆31Updated 2 years ago
• LiJiasen-00921 / Arch2019_Assignment
  ☆10Updated 5 years ago
• ACMClassCourses / Arch2022-Notes
  ☆13Updated last year
• ACMClassCourse-2021 / TicketSystem
  Data Structure 2022 homework.
  ☆1Updated 3 years ago
• Engineev / compiler-offline-judge
  The offline version of acm-compiler-judge
  ☆13Updated 6 years ago
• SiriusNEO / Masterball
  A Compiler from "Mx* language" (A C++ & Java like language) to RV32I Assembly, with optimizations on LLVM IR. SJTU CS2966 Project.
  ☆11Updated 2 years ago
• oscardhc / TicketSystem-2020
  CS147 group assignment, ACM Class, SJTU
  ☆8Updated 5 years ago
• Engineev / quintet
  An implementation of the Raft consensus protocol.
  ☆14Updated 6 years ago
• skyzh / notes
  Lecture notes at SJTU
  ☆40Updated 4 years ago
• SiriusNEO / NightWizard
  SJTU CS2951 Computer Architecture Course Project, A Verilog HDL implemented RISC-V CPU.
  ☆10Updated 3 years ago
• wanderingd19 / WanderingD19
  上海交通大学D19宿舍搬迁事件启示录
  ☆74Updated 5 years ago
• oscardhc / Forum
  iOS Frontend of SJTU Anonymous Forum Wukefenggao
  ☆20Updated 4 years ago
• yaoyaoding / mstar-compiler
  My course project of compiler course.
  ☆9Updated 6 years ago
• Sakits / CPU_Shieru
  SJTU ACM Class Architecture 2021 Assignment
  ☆7Updated 3 years ago
• chenyxuan / PintOS
  system 2019 project
  ☆15Updated 5 years ago
• SJTU-ACM-Class-2018 / lecture-notes-of-probability
  lecture notes of probability notes
  ☆17Updated 4 years ago
• thu-cs-lab / thinpad_top
  Project template for Artix-7 based Thinpad board
  ☆46Updated 2 years ago
• decaf-lang / minidecaf-tests
  The MiniDecaf test cases.
  ☆17Updated last month