wang-luhan / VNECLinks
VNEC: A Vectorized Non-Empty Column Format for SpMV on cross-platform multicore CPUs
☆10Updated last year
Alternatives and similar repositories for VNEC
Users that are interested in VNEC are comparing it to the libraries listed below
Sorting:
- SpV8 is a SpMV kernel written in AVX-512. Artifact for our SpV8 paper @ DAC '21.☆29Updated 4 years ago
- ☆77Updated 4 years ago
- A Shared Memory Multithreaded Graph Benchmark Suite for Multicores☆36Updated 4 months ago
- A highly-flexible GPU simulator for AMD GPUs.☆190Updated this week
- ngAP's artifact for ASPLOS'24☆24Updated 2 months ago
- ☆12Updated 2 years ago
- CXL-DMSim: A Full-System CXL Disaggregated Memory Simulator With Comprehensive Silicon Validation☆93Updated 3 weeks ago
- Artifact for paper "PIM is All You Need: A CXL-Enabled GPU-Free System for LLM Inference", ASPLOS 2025☆92Updated 5 months ago
- Performance Prediction Toolkit for GPUs☆37Updated 3 years ago
- ☆21Updated last week
- This serves as a repository for reproducibility of the SC21 paper "In-Depth Analyses of Unified Virtual Memory System for GPU Accelerated…☆35Updated 2 years ago
- A speculative mechanism to accelerate long-latency off-chip load requests by removing on-chip cache access latency from their critical pa…☆75Updated last month
- ☆29Updated 5 years ago
- This is where gem5 based DRAM cache models live.☆17Updated 2 years ago
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆56Updated 4 years ago
- Github repository of HPCA 2025 paper "UniNDP: A Unified Compilation and Simulation Tool for Near DRAM Processing Architectures"☆14Updated last month
- ☆20Updated 2 years ago
- The simulator for SPADA, an SpGEMM accelerator with adaptive dataflow☆38Updated 2 years ago
- SparseP is the first open-source Sparse Matrix Vector Multiplication (SpMV) software package for real-world Processing-In-Memory (PIM) ar…☆77Updated 3 years ago
- A fast and flexible simulation infrastructure for exploring general-purpose processing-in-memory (PIM) architectures. Ramulator-PIM combi…☆178Updated 3 years ago
- PolyBench/C benchmark suite (version 4.2.1 beta) from http://web.cse.ohio-state.edu/~pouchet/software/polybench/☆115Updated 9 years ago
- The Artifact of NeoMem: Hardware/Software Co-Design for CXL-Native Memory Tiering☆57Updated last year
- The source code for GPGPUSim+Ramulator simulator. In this version, GPGPUSim uses Ramulator to simulate the DRAM. This simulator is used t…☆57Updated 6 years ago
- Source code of the PPoPP '22 paper: "TileSpGEMM: A Tiled Algorithm for Parallel Sparse General Matrix-Matrix Multiplication on GPUs" by Y…☆42Updated last year
- CSR5-based SpMV on CPUs, GPUs and Xeon Phi☆107Updated last year
- ☆151Updated 8 months ago
- HyFiSS: A Hybrid Fidelity Stall-Aware Simulator for GPGPUs☆36Updated 10 months ago
- ☆40Updated 2 years ago
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆34Updated last year
- A fast, accurate, and easy-to-integrate memory simulator that model memory system performance with bandwidth--latency curves.☆26Updated 2 months ago