wang-luhan / VNECLinks
VNEC: A Vectorized Non-Empty Column Format for SpMV on cross-platform multicore CPUs
☆10Updated last year
Alternatives and similar repositories for VNEC
Users that are interested in VNEC are comparing it to the libraries listed below
Sorting:
- SpV8 is a SpMV kernel written in AVX-512. Artifact for our SpV8 paper @ DAC '21.☆29Updated 4 years ago
- A highly-flexible GPU simulator for AMD GPUs.☆198Updated last week
- Performance Prediction Toolkit for GPUs☆39Updated 3 years ago
- ☆12Updated 3 years ago
- This serves as a repository for reproducibility of the SC21 paper "In-Depth Analyses of Unified Virtual Memory System for GPU Accelerated…☆36Updated 2 years ago
- ☆79Updated 5 years ago
- Artifact for paper "PIM is All You Need: A CXL-Enabled GPU-Free System for LLM Inference", ASPLOS 2025☆102Updated 6 months ago
- Simulator code of the paper "Dissecting and Modeling the Architecture of Modern GPU Cores"☆41Updated last month
- ☆32Updated 5 years ago
- ☆22Updated 2 weeks ago
- Source code of the PPoPP '22 paper: "TileSpGEMM: A Tiled Algorithm for Parallel Sparse General Matrix-Matrix Multiplication on GPUs" by Y…☆43Updated last year
- HyFiSS: A Hybrid Fidelity Stall-Aware Simulator for GPGPUs☆37Updated 11 months ago
- ngAP's artifact for ASPLOS'24☆24Updated 3 months ago
- The Sniper Multi-Core Simulator☆161Updated last month
- A fast and flexible simulation infrastructure for exploring general-purpose processing-in-memory (PIM) architectures. Ramulator-PIM combi…☆179Updated 3 years ago
- A Shared Memory Multithreaded Graph Benchmark Suite for Multicores☆36Updated 5 months ago
- CSR5-based SpMV on CPUs, GPUs and Xeon Phi☆107Updated last year
- SparseP is the first open-source Sparse Matrix Vector Multiplication (SpMV) software package for real-world Processing-In-Memory (PIM) ar…☆77Updated 3 years ago
- A speculative mechanism to accelerate long-latency off-chip load requests by removing on-chip cache access latency from their critical pa…☆76Updated 2 months ago
- PolyBench/C benchmark suite (version 4.2.1 beta) from http://web.cse.ohio-state.edu/~pouchet/software/polybench/☆122Updated 9 years ago
- A fast, accurate, and easy-to-integrate memory simulator that model memory system performance with bandwidth--latency curves.☆32Updated last month
- WaferLLM: Large Language Model Inference at Wafer Scale☆73Updated 3 weeks ago
- The Artifact of NeoMem: Hardware/Software Co-Design for CXL-Native Memory Tiering☆59Updated last year
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆34Updated last year
- Horizontal Fusion☆24Updated 3 years ago
- A Row Decomposition-based Approach for Sparse Matrix Multiplication on GPUs☆26Updated last year
- A flexible, high-performance, user-friendly computer architecture simulator engine☆91Updated 2 weeks ago
- A Multiplatform benchmark designed to provide holistic, detailed and close-to-hardware view of memory system performance with family of b…☆42Updated last month
- This package includes the implementation for four sparse linear algebra kernels: Sparse-Matrix-Vector-Multiplication (SpMV), Sparse-Trian…☆27Updated 5 years ago
- A benchmarking suite for heterogeneous systems. The primary goal of this project is to improve and update aspects of existing benchmarkin…☆43Updated last year