Alternatives and similar repositories for jailhouse-rt

Users that are interested in jailhouse-rt are comparing it to the libraries listed below

• proteus-core / prospect
  ProSpeCT: Provably Secure Speculation for the Constant-Time Policy.
  ☆18Updated 3 weeks ago
• josecm / riscv-hyp-tests
  A bare-metal application to test specific features of the risc-v hypervisor extension
  ☆40Updated last year
• riscv / riscv-spmp
  The repo contains the SPMP architectural specification, which includes capabilities like access control of read/write/execute requests by…
  ☆18Updated 2 weeks ago
• IntelLabs / c3-simulator
  C3-Simulator is a Simics-based functional simulator for the X86 C3 processor, including library and kernel support for pointer and data e…
  ☆19Updated 4 months ago
• lsds / intravisor
  Virtualisation platform using CHERI for isolation and sharing
  ☆40Updated last year
• rivosinc / salus
  Risc-V hypervisor for TEE development
  ☆119Updated last month
• riscv-admin / iopmp
  Group administration repository for Tech: IOPMP Task Group
  ☆13Updated 6 months ago
• NetTLP / libtlp
  A library for PCIe Transaction Layer
  ☆58Updated 3 years ago
• miaochenlu / arch_sec_papers
  ☆15Updated 4 months ago
• aakahlow / gem5Valid_Haswell
  ☆20Updated 5 years ago
• riscvarchive / riscv-tee
  ☆38Updated 2 years ago
• luizinhosuraty / pciemu
  PCIe Device Emulation in QEMU
  ☆68Updated 2 years ago
• axbryd / warp-artifacts
  Artifacts for ATC '22 paper "Faster Software Packet Processing on FPGA NICs with eBPF Program Warping"
  ☆17Updated 3 years ago
• TF-RMM / tf-rmm
  Reference implementation of Arm-CCA RMM specification
  ☆55Updated last week
• riscv-non-isa / riscv-security-model
  RISC-V Security Model
  ☆30Updated last week
• riscv / virtual-memory
  ☆36Updated 3 years ago
• CSL-KU / IsolBench
  A set of synthetic benchmarks used in IEEE RTAS 2016 paper by Prathap et al.,
  ☆16Updated last week
• hex-five / multizone-sdk
  MultiZone® Security TEE is the quick and safe way to add security and separation to any RISC-V processors. The RISC-V standard ISA doesn'…
  ☆85Updated last year
• bao-project / bao-helloworld
  ☆11Updated last month
• parsa-epfl / qflex
  Quick & Flexible Rack-Scale Computer Architecture Simulator
  ☆45Updated this week
• draperlaboratory / hope-RIPE
  A port of the RIPE suite to RISC-V.
  ☆29Updated 6 years ago
• comparch-security / FlexiCAS
  A Flexible Cache Architectural Simulator
  ☆14Updated 7 months ago
• RSPwFPGAs / virtio-fpga
  A platform for emulating Virtio devices with FPGAs
  ☆26Updated 4 years ago
• riscvarchive / security
  RISC-V Security HC admin repo
  ☆18Updated 6 months ago
• kvm-riscv / linux
  Linux KVM RISC-V repo
  ☆58Updated this week
• riscv-admin / trusted-computing
  ☆22Updated 2 years ago
• ucb-bar / ccbench
  Memory System Microbenchmarks
  ☆63Updated 2 years ago
• zero-day-labs / riscv-aia
  AIA IP compliant with the RISC-V AIA spec
  ☆42Updated 5 months ago
• CTSRD-CHERI / Test-Suite-Transient-Execution
  Test suite containing a reproduction of all major transient-execution attacks in RISC-V and CHERI-RISC-V assembly
  ☆15Updated 4 years ago
• CTSRD-CHERI / cheri-specification
  CHERI ISA Specification
  ☆24Updated last year