Alternatives and similar repositories for jailhouse-rt

Users that are interested in jailhouse-rt are comparing it to the libraries listed below

• riscv / riscv-spmp
  The repo contains the SPMP architectural specification, which includes capabilities like access control of read/write/execute requests by…
  ☆16Updated 2 weeks ago
• josecm / riscv-hyp-tests
  A bare-metal application to test specific features of the risc-v hypervisor extension
  ☆40Updated last year
• bao-project / bao-helloworld
  ☆10Updated 2 months ago
• riscv-admin / iopmp
  Group administration repository for Tech: IOPMP Task Group
  ☆13Updated 4 months ago
• zero-day-labs / riscv-aia
  AIA IP compliant with the RISC-V AIA spec
  ☆40Updated 3 months ago
• riscvarchive / riscv-tee
  ☆38Updated 2 years ago
• draperlaboratory / hope-RIPE
  A port of the RIPE suite to RISC-V.
  ☆29Updated 6 years ago
• zero-day-labs / riscv-iommu-demo
  RISC-V IOMMU Demo (Linux & Bao)
  ☆20Updated last year
• riscv / riscv-smmtt
  This specification will define the RISC-V privilege ISA extensions required to support Supervisor Domain isolation for multi-tenant secur…
  ☆52Updated last week
• proteus-core / prospect
  ProSpeCT: Provably Secure Speculation for the Constant-Time Policy.
  ☆17Updated last month
• fixstars / cRTOS
  Compound Real-time Operating System
  ☆19Updated 4 years ago
• riscv / virtual-memory
  ☆36Updated 3 years ago
• riscv-non-isa / riscv-semihosting
  ☆30Updated last week
• riscv-admin / trusted-computing
  ☆22Updated last year
• bao-project / bao-demos
  A guide on how to build and use a set of Bao guest configurations for various platforms
  ☆43Updated 3 months ago
• Xilinx / qemu-devicetrees
  Device trees used by QEMU to describe the hardware
  ☆50Updated last week
• tzvisor / ltzvisor
  LTZVisor: a Lightweight TrustZone-assisted Hypervisor
  ☆80Updated 7 years ago
• riscv-admin / security
  RISC-V Security HC admin repo
  ☆17Updated 4 months ago
• comparch-security / cpu-sec-bench
  Security Test Benchmark for Computer Architectures
  ☆21Updated 2 months ago
• luizinhosuraty / pciemu
  PCIe Device Emulation in QEMU
  ☆63Updated 2 years ago
• comparch-security / cache-model
  A behavioural cache model for analysing the cache behaviour under side-channel attack.
  ☆25Updated 7 months ago
• riscv-non-isa / riscv-security-model
  RISC-V Security Model
  ☆30Updated last week
• rivosinc / salus
  Risc-V hypervisor for TEE development
  ☆114Updated this week
• rivosinc / JumpStart
  Framework for writing tests for RISC-V CPU/SOC validation.
  ☆11Updated 9 months ago
• riscv-non-isa / riscv-ap-tee
  This repo holds the work area and revisions of the non-ISA specification created by the RISC-V AP-TEE TG. This specification defines the …
  ☆55Updated this week
• DCSec / HyperBench
  HyperBench: A Benchmark Suite for Virtualization Capabilities
  ☆29Updated 5 years ago
• josecm / rocket-chip
  Rocket Chip Generator
  ☆10Updated 3 years ago
• hex-five / multizone-sdk
  MultiZone® Security TEE is the quick and safe way to add security and separation to any RISC-V processors. The RISC-V standard ISA doesn'…
  ☆85Updated last year
• ilebedev / sanctum
  The MIT Sanctum processor top-level project
  ☆28Updated 5 years ago
• ccelio / riscv-hpmcounters
  A simple utility for doing RISC-V HPM perf monitoring.
  ☆16Updated 8 years ago