outman123 / kaggle_house_pricesView external linksLinks
问题定义，下载数据，观察结构，找最相关部分特征； 除去异常值，填充缺省值，部分特征正态化，特征编码向量化，增加新特征； 定义评估标准，选择表现好的几个模型，模型参数最优化，stacking模型融合。最终误差降低到0.101左右。详细介绍见https://zhuanlan.zhihu.com/p/89923216
☆17Nov 3, 2019Updated 6 years ago
Alternatives and similar repositories for kaggle_house_prices
Users that are interested in kaggle_house_prices are comparing it to the libraries listed below
Sorting:
- ☆11May 31, 2016Updated 9 years ago
- the official code of "Diffusion-Based Image-to-Image Translation by Noise Correction via Prompt Interpolation" (ECCV2024)☆13Jan 14, 2025Updated last year
- A new dataset for fusion network training and evaluation☆18Jul 18, 2025Updated 6 months ago
- a scaleable ring topology network on chip (NoC) implemented in BSV☆12Oct 14, 2014Updated 11 years ago
- Automatic Verilog/SystemVerilog verification platform generation, support for one-click simulation☆12Aug 8, 2019Updated 6 years ago
- This repository will list some codes of image fusion evaluation metrics, including: EN CC SD SCD MI FMI PSNR SF SSIM Qabf MG Q…☆15Jan 9, 2022Updated 4 years ago
- Official implementation of the paper: "Hyperbolic Graph Diffusion Model"☆13Jun 22, 2024Updated last year
- An adaptive filter was designed that can update its weights according to the application needed (lowpass, highpass or bandpass) using the…☆12Jan 3, 2019Updated 7 years ago
- Small and simple, primitive SoC with GPU, CPU, RAM, GPIO☆14Dec 29, 2016Updated 9 years ago
- 200W 铝基板加热台控制器，具备PID控制，PWM输出，卡尔曼滤波☆11Oct 30, 2022Updated 3 years ago
- Hardware implementation of a Fixed Point Recursive Forward and Inverse FFT algorithm☆16Mar 3, 2018Updated 7 years ago
- UVM clock agent which frequency, duty cycle can be configured, clock slow and gating function are also available☆10Aug 24, 2020Updated 5 years ago
- ☆10Aug 15, 2019Updated 6 years ago
- Python tools for processing Verilog files☆10Dec 7, 2011Updated 14 years ago
- Verilog-Based-NoC-Simulator☆10May 4, 2016Updated 9 years ago
- 一个开源的基于stm32的磁悬浮项目☆15Nov 21, 2023Updated 2 years ago
- 整理与红外可见光图像融合的相关期刊会议☆11Mar 25, 2024Updated last year
- Clock Domain Crossing Design（use MCP formulation without feedback）基于MCP不带反馈的跨时钟域设计☆12Jan 3, 2020Updated 6 years ago
- wifi☆12Jun 13, 2017Updated 8 years ago
- ☆14Jun 19, 2024Updated last year
- This is the official implementation of the AEFusion model proposed in the paper （AEFusion: A multi-scale fusion network combining Axial a…☆12Jun 12, 2023Updated 2 years ago
- Generate SystemVerilog/UVM block level testbench setup with python script☆10Oct 3, 2017Updated 8 years ago
- ☆22Jul 18, 2025Updated 6 months ago
- The source code for paper:Two-level Consistency Metric for Infrared and Visible Image Fusion☆11Jun 30, 2023Updated 2 years ago
- 使用verilog编写sdram控制器☆12Jun 22, 2019Updated 6 years ago
- Python Verilog-AMS Parser☆12Oct 13, 2015Updated 10 years ago
- Code for A Dual Domain Multi-exposure Image Fusion Network Based on the Spatial-frequency Integration.☆12Jul 25, 2024Updated last year
- ASIC Design lab. Pipelined, Cached, Multicore MIPS Processor☆10Aug 23, 2017Updated 8 years ago
- 一款即插即用的知识蒸馏工具包☆11May 16, 2022Updated 3 years ago
- ☆14Oct 19, 2025Updated 3 months ago
- Arduino sketch to control the servos of an RC ornithopter.☆14Apr 26, 2023Updated 2 years ago
- Integration test of Verilog AXI modules (https://github.com/alexforencich/verilog-axi) with LiteX.☆17Dec 19, 2022Updated 3 years ago
- 国产全志平头哥C906 RISC-V DongshanPI-D1s RV64GVC 裸机示例仓库！☆16May 9, 2024Updated last year
- Basic floating-point components for RISC-V processors☆11Aug 13, 2017Updated 8 years ago
- 电子设计竞赛☆15Dec 4, 2021Updated 4 years ago
- It's a project of medical image processing.☆13Oct 16, 2022Updated 3 years ago
- ☆13Apr 1, 2017Updated 8 years ago
- Calling a python function from SV, then have this python function call SV tasks. Useful for coding register sequences in python☆11Sep 23, 2022Updated 3 years ago
- AAAI2024 - Multi-Cross Sampling and Frequency-Division Reconstruction for Image Compressed Sensing☆14Jul 2, 2024Updated last year