☆17Jan 14, 2026Updated last month
Alternatives and similar repositories for oqtopus-engine-go
Users that are interested in oqtopus-engine-go are comparing it to the libraries listed below
Sorting:
- Ease the Life of Verification Engineers by helping them to analyze and understand failing simulation faster☆11Oct 14, 2021Updated 4 years ago
- UVM components for DSP tasks (MODulation/DEModulation)☆14Mar 2, 2022Updated 4 years ago
- Verilog-Based-NoC-Simulator☆10May 4, 2016Updated 9 years ago
- repo for CIS 371 Spring 2018☆15Apr 14, 2018Updated 7 years ago
- FDTD 3D simulator that generates s-parameters from OFF geometry files using one or more GPUs☆15Jan 16, 2023Updated 3 years ago
- Example project for the BRS-100-GW1NR9 FPGA development board.☆14Feb 14, 2026Updated 3 weeks ago
- This is a SpyDrNet Plugin for a physical design related transformations☆16Jun 13, 2025Updated 8 months ago
- ROACH2 hardware gerbers, layout and bom☆11May 31, 2013Updated 12 years ago
- Python implementation of a simple neural network, including AND, OR, and XOR demos.☆11Jun 13, 2019Updated 6 years ago
- Fault Injection Automatic Test Equipment☆16Nov 22, 2021Updated 4 years ago
- APB UVC ported to Verilator☆11Nov 19, 2023Updated 2 years ago
- This is a repo containing ARM-Cortex-M0 based SOC designs implemented on the Nexus-4-DDR , Nexus-4 and the ARTY - A7 FPGA platforms.☆12Sep 6, 2023Updated 2 years ago
- This is about the implementation of (2,1,4) Convolutional Encoder and Viterbi Decoder using Verilog VHDL.☆13Aug 12, 2020Updated 5 years ago
- Calling a python function from SV, then have this python function call SV tasks. Useful for coding register sequences in python☆11Sep 23, 2022Updated 3 years ago
- CSI to FDP link serializer board based on the Texas instruments DS90UB953 up to 2.3MP/60fps. Power over coax implementation at 24V cable …☆11Oct 19, 2023Updated 2 years ago
- A single-script repo for a script to turn a calibre layer file to a KLayout .lyp file☆13Sep 3, 2018Updated 7 years ago
- Python bindings for controlling MPI probe stations☆10Feb 9, 2026Updated last month
- Examples of using Diderot☆11Sep 16, 2019Updated 6 years ago
- Resources from my class on computer architecture design☆10Apr 25, 2018Updated 7 years ago
- SystemVerilog file list pruner☆16Mar 2, 2026Updated last week
- ☆14Feb 3, 2025Updated last year
- Top level for the November shuttle☆12Nov 20, 2021Updated 4 years ago
- Open source Photonics PDK for VTT's 3 um SOI platform.☆14May 26, 2025Updated 9 months ago
- Optimization results for superconducting electronic (SCE) circuits☆18Dec 5, 2023Updated 2 years ago
- TBD☆15Feb 6, 2025Updated last year
- Repo to hold HammerBlade PyTorch port. Based on PyTorch v1.4.0☆14Oct 4, 2022Updated 3 years ago
- A set of small Verilog projects, to simulate and implement on FPGA development boards☆15Mar 5, 2018Updated 8 years ago
- Verilog modules for software-defined radio.☆19Dec 31, 2012Updated 13 years ago
- Summer School Week 1 & 2 repo☆12Jul 1, 2022Updated 3 years ago
- A suite of tools for pretty printing, diffing, and exploring abstract syntax trees.☆15Mar 3, 2026Updated last week
- gdsfactory implementation of LXT PDK.☆17Updated this week
- A place to store the code for FPGA tutorial projects I have written for the Parallella [http://parallellagram.org]☆11Oct 19, 2014Updated 11 years ago
- Oak Ridge OpenSHMEM Benchmarks☆15Jun 26, 2018Updated 7 years ago
- LMAC Core1 - Ethernet 1G/100M/10M☆19Apr 3, 2023Updated 2 years ago
- Integration test for entire CGRA flow☆12Jan 17, 2020Updated 6 years ago
- A Yosys pass and technology library + scripts for implementing a HDL design in discretie FETs for layout in KiCad☆14Jan 15, 2024Updated 2 years ago
- Template Verilator project for beginners☆13Feb 2, 2023Updated 3 years ago
- An Open-Source Silicon Compiler for Reduced-Complexity Reconfigurable Fabrics☆14Mar 3, 2026Updated last week
- Signal analyzer CSV to IEEE 1364-2001 VCD file format converter.☆11Aug 13, 2021Updated 4 years ago