MadeByOzzy / copper
FPGA gaming console and crypto miner
☆13Updated 3 years ago
Alternatives and similar repositories for copper:
Users that are interested in copper are comparing it to the libraries listed below
- Bitcoin miner for Xilinx FPGAs☆97Updated 11 years ago
- An open source FPGA miner for Blakecoin☆51Updated 10 years ago
- A completely open source implementation of a Bitcoin Miner for Altera FPGAs. This project hopes to promote the free and open development …☆51Updated 11 years ago
- A simplified version of an FPGA bitcoin miner☆52Updated 5 years ago
- VHDL FPGA design of an optimized Blake2b pipeline to mine Siacoin☆62Updated 7 years ago
- The Common Evaluation Platform (CEP), based on UCB's Chipyard Framework, is an SoC design that contains only license-unencumbered, freel…☆64Updated 2 years ago
- FreeRTOS port for the RISC-V Virtual Prototype☆14Updated 4 years ago
- RiVer Core is an open source Python based RISC-V Core Verification framework.☆22Updated 5 months ago
- DE10 NANO SHA3-256 Proof of Work Miner☆13Updated 4 years ago
- Bare metal RISC-V assembly examples for Spike (no pk)☆14Updated last year
- Open source hardware implementation of classic CryptoNight☆37Updated 2 years ago
- GitHub Actions for usage with Google's 130nm manufacturable PDK for SkyWater Technology found @ https://github.com/google/skywater-pdk☆13Updated 3 years ago
- An Open Source FPGA GroestlCoin Miner☆10Updated 7 years ago
- SHA256 in (System-) Verilog / Open Source FPGA Miner☆78Updated 7 years ago
- A collection of core generators to use with FuseSoC☆16Updated 7 months ago
- RISC-V Configuration Structure☆38Updated 5 months ago
- Contains examples to start with Kactus2.☆18Updated 8 months ago
- Mining CryptoNight Haven on the Varium C1100☆10Updated 3 years ago
- GDB Server for interacting with RISC-V models, boards and FPGAs☆21Updated 5 years ago
- SVA examples and demonstration☆16Updated 4 years ago
- DUAL Spartan6 Development Platform☆86Updated 7 years ago
- RISC-V processor☆29Updated 2 years ago
- HF-RISC SoC☆32Updated this week
- Works in Progress and Experiments for the Innova-2 Flex XCKU15P-based Board☆13Updated last year
- Modular Exponentiation core written i Verilog. Supports key lengths between 32 and 8192 bits.☆17Updated 4 years ago
- A Bitcoin miner for the Zynq chip utilizing the Zedboard.☆105Updated last year
- ePIC (Embedded PIC) example: kernel and relocatable loadable app☆12Updated last year
- DE0 Nano port of fpgaminer - this is based on https://github.com/progranism/Open-Source-FPGA-Bitcoin-Miner☆90Updated 10 years ago
- [HISTORICAL] A Lightweight (RISC-V) ISA Extension for AES and SM4☆36Updated 4 years ago
- The preliminary 'RISC-V microcontroller profile' specs; for convenience, use markdown.☆28Updated 3 years ago