仿生蝴蝶的代码
☆53Jan 2, 2024Updated 2 years ago
Alternatives and similar repositories for butterfly
Users that are interested in butterfly are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 机械创新大赛 仿生蝴蝶赛项☆20May 13, 2024Updated 2 years ago
- Arduino sketch to control the servos of an RC ornithopter.☆16Apr 26, 2023Updated 3 years ago
- Advanced Peripheral Bus (APB) UVM testbench project☆10Apr 9, 2017Updated 9 years ago
- Common Agent is a generic agent implemented in SystemVerilog, based on UVM methodology, which can be easily extended to create very fast …☆13Apr 29, 2015Updated 11 years ago
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆14Nov 9, 2015Updated 10 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- 波比的游戏时间第四章中文化项目☆16Feb 28, 2025Updated last year
- ☆15Nov 11, 2015Updated 10 years ago
- Artifacts for the SCVP lecture☆12Nov 17, 2021Updated 4 years ago
- 《数据结构：C++语言描述》（张同珍）全书代码 (Code for SJTU-CS2602).☆25Jan 13, 2026Updated 7 months ago
- Just A Really Very Impressive Systemverilog UVM Kit☆18Dec 17, 2020Updated 5 years ago
- A UVM verification with a APB BFM (Bus functional model), connected to two write-only DAC and two read-only ADC slaves. The sequence gene…☆17Jul 7, 2018Updated 8 years ago
- 基于树莓派的六足机器人工程☆26Sep 23, 2023Updated 2 years ago
- Gemini 中文版国内直接访问终极指南 (2026最新)，欢迎来到 Gemini 3.0 Pro 时代☆24Jun 6, 2026Updated 3 months ago
- Ornithopter flap by 2 Servos☆37Jul 26, 2026Updated last month
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Parse FSDB waveform files☆23Apr 13, 2026Updated 4 months ago
- A canvas downloader for SJTU students with a reasonable GUI, efficient and hassle free workflow☆22Apr 10, 2023Updated 3 years ago
- 更真实自然的烟花生成器☆17Jul 13, 2026Updated last month
- A Verilog Filelist parser in Rust☆11Mar 25, 2022Updated 4 years ago
- Wavious Wlink☆12Oct 28, 2021Updated 4 years ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆38Dec 24, 2024Updated last year
- ☆13May 7, 2024Updated 2 years ago
- A tool for making password-protected files☆12Jul 6, 2023Updated 3 years ago
- ☆10Jan 13, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Mirror of the Universal Verification Methodology from sourceforge☆37Jan 21, 2015Updated 11 years ago
- A Xtext based SystemRDL editor with syntax highlighting and context sensitive help☆12Feb 9, 2024Updated 2 years ago
- System on Chip verified with UVM/OSVVM/FV☆36Aug 7, 2026Updated last month
- This repository contains an example of the connection between an UVM Testbench and a Python reference model.☆12Nov 6, 2019Updated 6 years ago
- Hardware Design, Exploration, and Code Generation for SoC Designers☆12Dec 15, 2019Updated 6 years ago
- A simple cycle accurate template model for ASIC/FPGA hardware design. Including a cycle accurate FIFO design example. More designs are co…☆17Sep 5, 2019Updated 7 years ago
- ☆12Dec 27, 2022Updated 3 years ago
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆37Aug 7, 2026Updated last month
- UVM resource from github, run simulation use YASAsim flow☆33Apr 25, 2020Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Deconvolutional Latent-Variable Model for Text Sequence Matching☆13Aug 10, 2018Updated 8 years ago
- Virtual Breadboard / PCB simulation for Prototyping and Educational Purposes☆15Jun 4, 2023Updated 3 years ago
- UVM components for DSP tasks (MODulation/DEModulation)☆16Mar 2, 2022Updated 4 years ago
- VIP-Bench benchmarks for evaluating secure computation frameworks (e.g., HE, MPC, SE, etc...)☆13Jun 9, 2023Updated 3 years ago
- PCIe System Verilog Verification Environment developed for PCIe course☆16Mar 26, 2024Updated 2 years ago
- 仿生扑翼机☆14Sep 23, 2020Updated 5 years ago
- 基于改进mobilevitv3的微表情识别系统（源码＆教程）☆41Dec 2, 2023Updated 2 years ago