Ornithopter flap by 2 Servos
☆23Mar 9, 2026Updated last week
Alternatives and similar repositories for 2ServoFlapOrnithopter
Users that are interested in 2ServoFlapOrnithopter are comparing it to the libraries listed below
Sorting:
- 2D mesh deformation interactive demo☆20Jan 26, 2021Updated 5 years ago
- ☆11May 31, 2016Updated 9 years ago
- Open-source RPM.☆17Feb 1, 2026Updated last month
- a scaleable ring topology network on chip (NoC) implemented in BSV☆12Oct 14, 2014Updated 11 years ago
- A live test taking system built using the MEAN STACK☆10Feb 10, 2018Updated 8 years ago
- Automatic Verilog/SystemVerilog verification platform generation, support for one-click simulation☆12Aug 8, 2019Updated 6 years ago
- Inventory Management App - Built With Strapi and React - Taught in The Complete Strapi Course☆10Jan 11, 2023Updated 3 years ago
- an extension of the strapi-provider-upload-cloudinary that allows for a default_folder option in the config as well as using the file nam…☆12Aug 2, 2020Updated 5 years ago
- EVA carriage mod for the Creativity ELF/ELF PRO and SainSmart Coreception lines of CoreXY 3D printers☆11Jun 13, 2021Updated 4 years ago
- Loconet Control Panel management board☆11Apr 23, 2022Updated 3 years ago
- A 3D Printing Toolhead☆10Jul 14, 2023Updated 2 years ago
- Enclosed chamber-type Delta 3d printer design☆11Aug 28, 2023Updated 2 years ago
- Compression for Video Conferencing☆14Sep 14, 2022Updated 3 years ago
- Clock Domain Crossing Design（use MCP formulation without feedback）基于MCP不带反馈的跨时钟域设计☆12Jan 3, 2020Updated 6 years ago
- SKR V1.3 Stepper Driver Jumper Configuration Manual☆11Dec 30, 2020Updated 5 years ago
- ☆10Aug 15, 2019Updated 6 years ago
- Arduino platform definition for the WiPhone☆14Apr 21, 2019Updated 6 years ago
- UVM clock agent which frequency, duty cycle can be configured, clock slow and gating function are also available☆10Aug 24, 2020Updated 5 years ago
- 使用verilog编写sdram控制器☆12Jun 22, 2019Updated 6 years ago
- A fork of OpenOCD with support for STM32G4☆12Nov 29, 2021Updated 4 years ago
- A gameboy emulator made using SFML and C++.☆10Mar 27, 2023Updated 2 years ago
- ☆11Feb 26, 2026Updated 2 weeks ago
- wifi☆12Jun 13, 2017Updated 8 years ago
- Generate SystemVerilog/UVM block level testbench setup with python script☆10Oct 3, 2017Updated 8 years ago
- Hardware implementation of a Fixed Point Recursive Forward and Inverse FFT algorithm☆16Mar 3, 2018Updated 8 years ago
- Small and simple, primitive SoC with GPU, CPU, RAM, GPIO☆14Dec 29, 2016Updated 9 years ago
- Verilog-Based-NoC-Simulator☆10May 4, 2016Updated 9 years ago
- An adaptive filter was designed that can update its weights according to the application needed (lowpass, highpass or bandpass) using the…☆12Jan 3, 2019Updated 7 years ago
- Source files for the Nova I3 3d printer☆13Jul 10, 2025Updated 8 months ago
- Python tools for processing Verilog files☆10Dec 7, 2011Updated 14 years ago
- All the instructions needed for building your Open Source 3D printer, BCN3D+ & Upgrades and BCN3DR☆12Nov 20, 2015Updated 10 years ago
- First edition of the annual beginner CTF by havce.☆13Dec 18, 2022Updated 3 years ago
- 200W 铝基板加热台控制器，具备PID控制，PWM输出，卡尔曼滤波☆11Oct 30, 2022Updated 3 years ago
- ☆10Jan 22, 2023Updated 3 years ago
- 一个开源的基于stm32的磁悬浮项目☆15Nov 21, 2023Updated 2 years ago
- ☆14Jun 30, 2019Updated 6 years ago
- A 3D printer project to build a fully open source 3D printed UM2 printer☆12Sep 21, 2020Updated 5 years ago
- Python Verilog-AMS Parser☆12Oct 13, 2015Updated 10 years ago
- Capstone disassembly/disassembler framework: Core (Arm, Arm64, Mips, PPC, Sparc, SystemZ, X86, X86_64, XCore) + bindings (Python, Java, O…☆11Jul 3, 2018Updated 7 years ago