Alternatives and similar repositories for JDigitalSimulator

Users that are interested in JDigitalSimulator are comparing it to the libraries listed below

• togulcan / TUM-SystemClab
  TUM EI7402 SystemC laboratory assignments
  ☆11Updated 4 years ago
• Rishabh-zhcet / Analog-to-Digital-Converter
  This repository presents the mixed signal design of a Counter Type/ Ramp Type ADC. The Digital part of the circuit i.e 4- bit counter is …
  ☆11Updated 3 years ago
• agra-uni-bremen / crave-bundle
  Constrained random stimuli generation for C++ and SystemC
  ☆11Updated 9 years ago
• bluecheetah / cbag
  A C++ VLSI circuit schematic and layout database library
  ☆15Updated last year
• Doulos / SystemC-Engine
  Explore the behavior SystemC kernel event-driven simulator (aka "the engine")
  ☆11Updated 2 years ago
• chipfoundry / volare
  Version manager (and builder) for the Google sky130 and gf180mcu open-source PDKs
  ☆75Updated 2 months ago
• freecores / sc2v
  SystemC to Verilog Synthesizable Subset Translator
  ☆12Updated 2 years ago
• Raptor324 / HBM-Modernized
  HBM Modernized - 1.20.1 port of well-known HBM's NTM
  ☆29Updated last week
• VP-Vibes / VPV-Peripherals
  Library of example SystemC/TLM peripherals for various SoCs based on the SCS library
  ☆14Updated 2 weeks ago
• The-OpenROAD-Project / TritonCTS
  Source codes and calibration scripts for clock tree synthesis
  ☆40Updated 5 years ago
• siliconcompiler / lambdalib
  Verilog hardware abstraction library
  ☆45Updated this week
• maltanar / systemc-chisel-tools
  A collection of tools for working with Chisel-generated hardware in SystemC
  ☆16Updated 6 years ago
• USCPOSH / AMS_KGD
  A repository for Known Good Designs (KGDs). Does not contain any design files with NDA-sensitive information.
  ☆39Updated 4 years ago
• PacoReinaCampo / vhdl2verilog
  Hardware Description Language Translator
  ☆17Updated 2 weeks ago
• ieee-ceda-datc / datc-rdf-calibrations
  ☆19Updated last year
• frobino / Nostrum-SystemC-simulator
  SystemC simulator of a highly customizable Nostrum network-on-chip (NoC).
  ☆14Updated 11 years ago
• zapta / greenpak
  A Python library to access and program Renesas GreenPak SPLD's.
  ☆10Updated 8 months ago
• Enanter / ADPLL
  All Digital Phase-Locked Loop
  ☆12Updated 2 years ago
• americodias / sca_pll
  PLL Simulator in SystemC-AMS
  ☆11Updated 2 years ago
• waviousllc / wav-lpddr-sw
  Wavious DDR (WDDR) Physical interface (PHY) Software
  ☆23Updated 3 years ago
• d-m-bailey / cvc
  CVC: Circuit Validity Checker. Check for errors in CDL netlist.
  ☆33Updated last month
• maltanar / spmvaccsim
  A SystemC + DRAMSim2 simulator for exploring the SpMV hardware accelerator design space.
  ☆15Updated 11 years ago
• Risto97 / systemc_uvm_verilator
  ☆13Updated 3 years ago
• semify-eda / fstdumper
  Verilog VPI module to dump FST (Fast Signal Trace) databases
  ☆19Updated 2 years ago
• Minres / DBT-RISE-RISCV
  An instruction set simulator based on DBT-RISE implementing the RISC-V ISA
  ☆37Updated this week
• pulp-platform / safety_island
  A reliable, real-time subsystem for the Carfield SoC
  ☆18Updated 2 months ago
• sigasi / sigasi_demos
  ☆10Updated 2 years ago
• eda-ricercatore / Lombardia-STIL
  A C++ -based STIL parser.
  ☆12Updated 4 years ago
• Digilent / Petalinux-Zybo-Z7-10
  ☆23Updated 3 years ago
• efabless / cace
  Circuit Automatic Characterization Engine
  ☆52Updated last year