Alternatives and similar repositories for logisim-evolution

Users that are interested in logisim-evolution are comparing it to the libraries listed below

• visrealm / vrcpu
  Code, documentation, schematics, notes for my Ben Eater inspired breadboard computer and emulator
  ☆125Updated 5 years ago
• juanmard / screen-pong
  Pong game in a FPGA.
  ☆94Updated 4 years ago
• r0the / logi7400
  Logisim 7400 series integrated circuits library
  ☆120Updated 5 years ago
• TimRudy / ice-chips-verilog
  IceChips is a library of all common discrete logic devices in Verilog
  ☆142Updated 5 months ago
• Arlet / verilog-65C02-microcode
  65C02 microprocessor in verilog, small size,reduced cycle count, asynchronous interface
  ☆73Updated 2 years ago
• Johnlon / spam-1
  Home Brew 8 Bit CPU Hardware Implementation including a Verilog simulation, an assembler, a "C" Compiler and this repo also contains my r…
  ☆66Updated last year
• TChapman500 / EaterCPUSimulation
  A simulation of Ben Eater's 8-bit CPU in Logisim Evolution (Holy Cross Edition).
  ☆29Updated 4 years ago
• jamesbates / jcpu
  Diagrams & code for my home-built Ben Eater inspired 8-bit CPU
  ☆73Updated 7 years ago
• DoctorWkt / CSCvon8
  A crazy small 8-bit CPU built with only seventeen 7400-series chips.
  ☆105Updated 5 years ago
• RobertBaruch / lmarv
  Building a RISC-V processor out of LSI logic
  ☆90Updated 4 years ago
• DerULF1 / 8bit-computer
  Project Description for my Breadboard Computer
  ☆100Updated 2 years ago
• cpldcpu / MCPU
  MCPU - A Minimal 8Bit CPU in a 32 Macrocell CPLD
  ☆222Updated 2 months ago
• leijurv / Logisim-RISC-V
  ☆38Updated 7 years ago
• hneemann / Assembler
  Assembler for the Digital example processor
  ☆53Updated last year
• slu4coder / Minimal-UART-CPU-System
  Legacy: TTL-only CPU featuring UART I/O, an expansion port, 512KB SSD at up to 10MHz clock speed
  ☆166Updated last year
• bernardo-andreeti / 6502
  VHDL description of 6502 processor with FPGA synthesis support.
  ☆31Updated 9 years ago
• Logisim-Ita / Logisim
  Logisim Italian Fork
  ☆163Updated 5 months ago
• lcgamboa / picsim
  PICsim - PIC Simulator
  ☆60Updated 3 weeks ago
• anjennings / Tom80
  ☆89Updated last year
• eddiewastaken / logisim-discrete-CPU
  An 8-Bit (mostly) discrete CPU, built in Logisim.
  ☆65Updated 2 years ago
• dangrie158 / SAP-1
  Simple as Possible CPU Architecture
  ☆60Updated 2 years ago
• ashleynewson / SmartSim
  Design and simulate digital logic circuits of varying complexity.
  ☆191Updated last year
• FPGAwars / apio-ide
  Experimental open FPGA IDE using Atom and Apio
  ☆91Updated last year
• gdevic / A-Z80
  An implementation of the Z80 CPU for Altera, Xilinx and Lattice FPGAs
  ☆155Updated 4 years ago
• smunaut / doom_riscv
  Doom classic port to lightweight RISC‑V
  ☆92Updated 2 years ago
• Arlet / verilog-65C02-fsm
  ☆32Updated 2 years ago
• tinyfpga / TinyFPGA-BX
  ☆277Updated last year
• esden / WTFpga
  2 hour crash course in FPGAs
  ☆198Updated 3 years ago
• Arlet / verilog-6502
  A Verilog HDL model of the MOS 6502 CPU
  ☆340Updated 2 years ago
• pineapple-one / logisim-simulation
  Simulation in Logisim-Evolution HC
  ☆34Updated 3 years ago