Alternatives and similar repositories for High-Performance-Computer-Architecture

Users that are interested in High-Performance-Computer-Architecture are comparing it to the libraries listed below

• drharris / cs6290-notes
  Notes for CS6290, High Performance Computer Architecture
  ☆93Updated 3 years ago
• jlpang1997 / ComputerArchitectureLab
  This repository is used to release the Labs of Computer Architecture Course from USTC
  ☆14Updated 6 years ago
• illinois-impact / gpu-algorithms-labs
  IMPACT GPU Algorithms Teaching Labs
  ☆58Updated 2 years ago
• plctlab / llvm-project
  PLCT实验室的 RISC-V V Spec 实现，基于llvm/llvm-project，rkruppe/rvv-llvm 和 https://repo.hca.bsc.es/gitlab/rferrer/llvm-epi-0.8
  ☆161Updated 2 months ago
• umd-memsys / DRAMSim2
  DRAMSim2: A cycle accurate DRAM simulator
  ☆288Updated 4 years ago
• Maecenas / ICS-15213-CSAPP3e-CMU
  Dev Environment and Lab Assignments of the Introduction to Computer Systems course, CMU 15-213, 2015 Fall
  ☆156Updated 5 years ago
• ikuokuo / start-ai-compiler
  Start AI Compiler
  ☆46Updated 2 years ago
• 2horse9sun / ucb_sp20_cs152_lab
  UC Berkeley CS152 Computer Architecture and Engineering Labs
  ☆26Updated 5 years ago
• P2Tree / LLVM_for_cpu0
  This is a tutorial to learn LLVM, I realize a backend to compiler machine code for cpu0 which is a simple RISC cpu.
  ☆262Updated 3 years ago
• MPSLab-ASU / ML-Accelerators
  Topics in Machine Learning Accelerator Design
  ☆89Updated 2 years ago
• gpgpu-sim / ispass2009-benchmarks
  Benchmarks used in the gpgpu-sim ispass 2009 paper
  ☆31Updated 10 years ago
• hehao98 / RISCV-Simulator
  A Simple RISC-V CPU Simulator with 5 Stage Pipeline, Branch Prediction and Cache Simulation
  ☆197Updated last year
• violetDelia / MLIR-Tutorial
  ☆65Updated 3 weeks ago
• sarchlab / mgpusim
  A highly-flexible GPU simulator for AMD GPUs.
  ☆196Updated this week
• l1nkr / DL-Compiler-Navigation
  Machine Learning Compiler Road Map
  ☆45Updated 2 years ago
• AdvancedCompiler / AdvancedCompiler
  先进编译实验室的个人主页
  ☆157Updated 3 weeks ago
• aschuh703 / ECE408
  ☆47Updated last year
• lmxyy / Computer-Architecture-Task-2
  Riscv32 CPU Project
  ☆94Updated 7 years ago
• gem5bootcamp / 2024
  Materials, slides, and workspace for the gem5 bootcamp 2024
  ☆44Updated last year
• shrutisaxena51 / Artificial-Intelligence-in-Compiler-Optimization
  A curated list of research papers, datasets, and tools for applying machine learning/Deep learning techniques to compilers and program op…
  ☆116Updated 2 years ago
• sunshaoce / learning-riscv
  入门RISC-V的手册
  ☆61Updated last year
• skyzh / RISCV-Simulator
  💻 RISC-V Simulator of RV32I ISA. 5-stage pipeline / out-of-order execution with Tomasulo algorithm and Speculation. Support runtime visu…
  ☆205Updated 5 years ago
• AleksandarKostovic / SystemC-tutorial
  Brief SystemC getting started tutorial
  ☆94Updated 6 years ago
• UIUC-ChenLab / scalehls
  A scalable High-Level Synthesis framework on MLIR
  ☆282Updated last year
• SJTU-ACA-Lab / blue-porcelain
  ☆145Updated last year
• andestech / riscv-llvm-toolchain
  ☆28Updated 8 years ago
• powerjg / learning_gem5
  Learning gem5 is a work-in-progress book to help gem5 users get started using gem5.
  ☆188Updated 2 years ago
• harvard-acc / ALADDIN
  A pre-RTL, power-performance model for fixed-function accelerators
  ☆181Updated last year
• yuhc / gpu-rodinia
  Rodinia benchmark
  ☆189Updated 2 years ago
• hyerania / Belady-Cache-Replacement
  Using Belady's algorithm for improved cache replacement
  ☆49Updated 6 years ago