Alternatives and similar repositories for High-Performance-Computer-Architecture

Users that are interested in High-Performance-Computer-Architecture are comparing it to the libraries listed below

• drharris / cs6290-notes
  Notes for CS6290, High Performance Computer Architecture
  ☆95Updated 4 years ago
• illinois-impact / gpu-algorithms-labs
  IMPACT GPU Algorithms Teaching Labs
  ☆58Updated 2 years ago
• plctlab / RISCV-Training
  Training Materials for RISC-V HW/SW, focusing on compilers, emulators, and virtual machines. provided by PLCT Lab.
  ☆35Updated last year
• jlpang1997 / ComputerArchitectureLab
  This repository is used to release the Labs of Computer Architecture Course from USTC
  ☆14Updated 6 years ago
• plctlab / llvm-project
  PLCT实验室的 RISC-V V Spec 实现，基于llvm/llvm-project，rkruppe/rvv-llvm 和 https://repo.hca.bsc.es/gitlab/rferrer/llvm-epi-0.8
  ☆161Updated 3 months ago
• hehao98 / RISCV-Simulator
  A Simple RISC-V CPU Simulator with 5 Stage Pipeline, Branch Prediction and Cache Simulation
  ☆200Updated last year
• lazyparser / becoming-a-compiler-engineer-codes
  方舟编译入门技术课程的配套代码
  ☆30Updated 5 years ago
• PacktPublishing / Modern-Computer-Architecture-and-Organization
  Modern Computer Architecture and Organization, published by Packt
  ☆204Updated 2 years ago
• ikuokuo / start-ai-compiler
  Start AI Compiler
  ☆46Updated 2 years ago
• Maecenas / ICS-15213-CSAPP3e-CMU
  Dev Environment and Lab Assignments of the Introduction to Computer Systems course, CMU 15-213, 2015 Fall
  ☆157Updated 6 years ago
• chen0031 / Computer-Architecture-A-Quantitative-Approach
  致力于翻译和传播计算机体系结构：量化方法（第6版）
  ☆20Updated 5 years ago
• 0xd3ba / build-your-own-prefetcher
  This repository is meant to be a guide for building your own prefetcher for CPU caches and evaluating it, using ChampSim simulator
  ☆44Updated 3 years ago
• darchr / microbench
  Extremely Simple Microbenchmarks
  ☆19Updated 2 years ago
• piood / MySysY2RV
  北大编译课程实践，独立完成的C语言子集SysY编译器，实现了从C语言编译到Koopa IR，再从Koopa IR编译到RISC-V汇编的实现
  ☆34Updated last year
• sunshaoce / learning-riscv
  入门RISC-V的手册
  ☆61Updated last year
• ISRC-CAS / c910-llvm
  平头哥玄铁C910的LLVM工具链支持，由PLCT实验室提供，非官方版本
  ☆76Updated 4 years ago
• NJU-ProjectN / nexus-am
  ☆24Updated 6 years ago
• skyzh / RISCV-Simulator
  💻 RISC-V Simulator of RV32I ISA. 5-stage pipeline / out-of-order execution with Tomasulo algorithm and Speculation. Support runtime visu…
  ☆206Updated 5 years ago
• umd-memsys / DRAMSim2
  DRAMSim2: A cycle accurate DRAM simulator
  ☆294Updated 5 years ago
• MPSLab-ASU / ML-Accelerators
  Topics in Machine Learning Accelerator Design
  ☆90Updated 2 years ago
• P2Tree / LLVM_for_cpu0
  This is a tutorial to learn LLVM, I realize a backend to compiler machine code for cpu0 which is a simple RISC cpu.
  ☆266Updated 3 years ago
• 61c-teach / sp22-lab-starter
  ☆13Updated 3 years ago
• cry-daniel / Computer-Architecture-Learning
  ☆65Updated 3 years ago
• VerticalResearchGroup / microbench
  Extremely Simple Microbenchmarks
  ☆39Updated 7 years ago
• lifpan / llvm_essentials_cn
  LLVM Essentials 中文版
  ☆12Updated 10 months ago
• mit-pdos / 6.828-qemu
  qemu patched for debugging, used for 6.828
  ☆86Updated last year
• kidaa / Parallel-Algorithms
  CMU 15210 Parallel and Sequential Data Structures and Algorithms
  ☆21Updated 9 years ago
• rivosinc / veclibm
  Vector math library using RISC-V vector ISA via C intrinsic
  ☆23Updated 2 weeks ago
• ONNC / onnc-tutorial
  ☆61Updated 3 years ago
• GodTamIt / tomasulo-simulation
  A simulation of the Tomasulo algorithm, a hardware algorithm for out-of-order scheduling and execution of computer instructions, written …
  ☆15Updated 8 years ago