Start AI Compiler
☆54Feb 26, 2026Updated 8 months ago
Alternatives and similar repositories for start-ai-compiler
Users that are interested in start-ai-compiler are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- AIDL compiler for C++ on Linux Desktop☆13Aug 17, 2016Updated 10 years ago
- Machine Learning Compiler Road Map☆45Sep 12, 2023Updated 3 years ago
- Triton Compiler related materials.☆46Mar 16, 2026Updated 7 months ago
- compiler learning resources collect.☆2,790May 20, 2026Updated 5 months ago
- Vstream - Video Analytics pipeline with Hardware based accelerations (dev - stage)☆10Feb 2, 2024Updated 2 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Machine learning compiler based on MLIR for Sophgo TPU.☆1,015Oct 15, 2026Updated 2 weeks ago
- Hands-On Practical MLIR Tutorial☆854Oct 20, 2023Updated 3 years ago
- ☆12Jul 23, 2026Updated 3 months ago
- Library for generating/parsing/optimizing Koopa IR.☆160Mar 19, 2026Updated 7 months ago
- User Space NVMe Driver (modified for use on Zynq UltraScale+ MPSoC)☆11Sep 26, 2018Updated 8 years ago
- ☆12Oct 23, 2025Updated last year
- A translator from c to MLIR☆32Nov 15, 2021Updated 4 years ago
- VLSI Design of an 8 x 2 SRAM Array | Cadence Virtuoso☆12Feb 10, 2020Updated 6 years ago
- A public tool to estimate GPU, VRAM, RAM, disk, and system requirements for running or training LLMs locally.☆11Apr 23, 2026Updated 6 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Top project for RISC-V Matrix extension proposal and related opensource implementations.☆39Mar 26, 2024Updated 2 years ago
- ☆11Dec 4, 2023Updated 2 years ago
- This place provide different SRAM cells netlist to be simulated with HSpice tool in sub-20nm FinFET technologies.☆12Dec 31, 2020Updated 5 years ago
- A collection of resources on modern C++☆11Jan 9, 2022Updated 4 years ago
- help you download SciHub PDF faster☆12Apr 11, 2022Updated 4 years ago
- A wrapper framework built atop PyTorch to simulate the use of custom/mixed precision arithmetic in DNN training and inference workloads.☆12Oct 16, 2026Updated 2 weeks ago
- Digital Design Lab Spring 2019 Final Project☆13Jun 17, 2019Updated 7 years ago
- Repo for Source files of Avent miroZed Carrier Boards☆12Jan 9, 2025Updated last year
- This repository contains MATLAB code which can be used to generate simulink model and HDL code for implementation on FPGA. Since HDL code…☆14May 6, 2020Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆20Aug 10, 2020Updated 6 years ago
- Print performance counters summary in Go applications☆13Mar 4, 2021Updated 5 years ago
- Systolic matrix multiplication kernel implemented on Xilinx PYNQ FPGA board☆18Jun 23, 2020Updated 6 years ago
- CNN-Grinder Workflow Project Files☆11May 1, 2020Updated 6 years ago
- Verilog based simulation modell for 7 Series PLL☆18May 4, 2020Updated 6 years ago
- Redis is an in-memory database that persists on disk. The data model is key-value, but many different kind of values are supported: Strin…☆12Dec 26, 2020Updated 5 years ago
- ☆10Nov 21, 2020Updated 5 years ago
- 🐲 LLVM-based Kaleidoscope language compiler ✨ 基于 LLVM 的 Kaleidoscope 编译器☆13Dec 16, 2022Updated 3 years ago
- Data Hiding in Image☆10Apr 9, 2020Updated 6 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Intelligent Data Analysis☆12Jul 24, 2018Updated 8 years ago
- Design of a 32-kbit synchronous SRAM with 32-bit words, using 180 nm process technology. Developed MATLAB scripts to evaluate architectu…☆16Apr 28, 2021Updated 5 years ago
- 一个使用 C++ 编写的网络文件传输工具（课程设计）☆11Jul 1, 2021Updated 5 years ago
- PyPTO kernels and end-to-end LLM models for Ascend NPUs.☆25Updated this week
- How to use Harbor with MinIO?☆17Sep 1, 2021Updated 5 years ago
- Design of 4KB Static RAM 1.8V (access time <2.5ns) using OpenRAM and Sky130 node☆17Mar 31, 2021Updated 5 years ago
- Rust compile-time type information experiment☆19Jan 24, 2023Updated 3 years ago