jackzhao-mj / cs61c-labs
☆5Updated 8 years ago
Related projects: ⓘ
- ☆41Updated this week
- CMU 15-441/641 Project 1☆19Updated 3 years ago
- ☆14Updated 2 years ago
- This repo stores a more profound view of Computer Architecture: A Quantitative Approach that tells multi-tenancy, virtualize, fine graine…☆24Updated 7 months ago
- 6.823 Advanced Computer Architecture Lab☆13Updated 7 years ago
- 我的一生一芯项目☆16Updated 2 years ago
- UC Berkeley CS152 Computer Architecture and Engineering Labs☆20Updated 4 years ago
- MimiC is a compiler of C subset (extended SysY language) by USTB NSCSCC team.☆54Updated last year
- MIPS CPU☆14Updated 3 years ago
- Recommended coding standard of Verilog and SystemVerilog.☆32Updated 2 years ago
- The MiniDecaf test cases.☆17Updated 8 months ago
- Educational materials for RISC-V☆7Updated 4 years ago
- 计算机组成原理课程32位监控程序☆48Updated 4 years ago
- Course website for Operating System course in Peking University.☆13Updated 2 years ago
- Course Website for OS Autumn 2021 at Fudan University☆15Updated 2 years ago
- public version of zby's ics program-assignment (NJU ics2015 PA)☆26Updated 7 years ago
- Introduction to Computer Systems (II), Spring 2021☆46Updated 3 years ago
- Course website for CMU's Spring 2019 15-441/641 Computer Networking course☆21Updated 5 years ago
- ☆69Updated this week
- MIT6.175 & MIT6.375 Study Notes☆23Updated last year
- All Coursework from my CS61c (Great Ideas in Computer Architecture / Machine Structures) Course at UC Berkeley☆81Updated 6 years ago
- ☆41Updated this week
- ☆19Updated this week
- LLCL-MIPS is a superscalar MIPS processor, which supports MIPS Release 1 instructions and is capable of booting linux kernel. (第五届龙芯杯特等奖作…☆33Updated 2 years ago
- a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog☆44Updated 9 months ago
- A PKU-lab aiming for a compiler to compile miniC source code to RISC-V executable☆17Updated 5 years ago
- ☆24Updated 4 years ago
- A database management system implemented in Rust from scratch.☆22Updated 3 years ago
- An emulator to run mips executable and to differentially validate noop.☆7Updated 2 years ago
- A 2-Way Super-Scalar OoO RISC-V Core Based on Intel P6 Microarchitecture.☆9Updated last year