isec-tugraz / CollidePowerLinks
☆23Updated last year
Alternatives and similar repositories for CollidePower
Users that are interested in CollidePower are comparing it to the libraries listed below
Sorting:
- Proof-of-concept implementation for the paper "Indirect Meltdown: Building Novel Side-Channel Attacks from Transient Execution Attacks" (…☆22Updated last year
- Proof-of-concept implementation for the paper "Reviving Meltdown 3a" (ESORICS 2023)☆15Updated last year
- Pathfinder: High-Resolution Control-Flow Attacks Exploiting the Conditional Branch Predictor☆17Updated 11 months ago
- ☆24Updated last year
- Artifact of "Indirector: High-Precision Branch Target Injection Attacks Exploiting the Indirect Branch Predictor" [USENIX Security 2024]☆61Updated 9 months ago
- InSpectre Gadget: in-depth inspection and exploitability analysis of Spectre disclosure gadgets☆52Updated 2 months ago
- Binja loader for AMD-SP or PSP firmware binaries.☆36Updated 2 years ago
- Microarchitectural weird machine implementation using exceptions, TSX, branch predictors, and branch target buffers.☆14Updated 2 years ago
- Use hardware performance counters to find mapping of addresses to L3 slices in Intel processors☆15Updated last year
- The code in this project demonstrates 2 novel Spectre-V4 attacks, named as out-of-place Spectre-STL and Spectre-CTL, based on the Specula…☆21Updated last year
- Proof-of-concept implementation for the paper "Hammulator: Simulate Now - Exploit Later" (DRAMSec 2023)☆17Updated last year
- This upload contains the artifacts for the paper "SLAP: Data Speculation Attacks via Load Address Prediction on Apple Silicon", to appear…☆18Updated 4 months ago
- ☆38Updated last year
- amd-nv-tool can extract and modify information from BIOS images of AMD systems☆13Updated last year
- Theoretical Processor Module for IDA Pro☆17Updated 9 months ago
- Proof-of-concept implementation for the paper "Osiris: Automated Discovery of Microarchitectural Side Channels" (USENIX Security'21)☆57Updated 3 years ago
- Training in Transient Execution and PhantomCALL, from Inception (SEC'23) Artifacts.☆36Updated last year
- Quick & Dirty tool to dump LM32-based AMD SMU bootrom on patched SMU FW☆12Updated 2 years ago
- ☆16Updated 2 years ago
- ☆18Updated 2 years ago
- Proof-of-concept implementation for the paper "(M)WAIT for It: Bridging the Gap between Microarchitectural and Architectural Side Channel…☆26Updated last year
- Supplemental material to our paper: "One Glitch to Rule Them All: Fault Injection Attacks Against AMD's Secure Encrypted Virtualization"☆88Updated 2 years ago
- A Rowhammer fuzzer for AMD Zen-based systems (USENIX Security '24).☆53Updated 2 months ago
- HW interface for memory caches☆28Updated 5 years ago
- Proof-of-concept implementation for the paper "Efficient and Generic Microarchitectural Hash-Function Recovery" (IEEE S&P 2024)☆30Updated last year
- Rage Against The Machine Clear: A Systematic Analysis of Machine Clears and Their Implications for Transient Execution Attacks☆21Updated 3 years ago
- Medusa Repository: Transynther tool and Medusa Attack☆21Updated 4 years ago
- ☆17Updated last year
- TikTag: Breaking ARM's Memory Tagging Extension with Speculative Execution (IEEE S&P 2025)☆74Updated 6 months ago
- setup Ghidra environment for GitHub Actions☆16Updated last year