isec-tugraz / CollidePowerLinks
☆24Updated 2 years ago
Alternatives and similar repositories for CollidePower
Users that are interested in CollidePower are comparing it to the libraries listed below
Sorting:
- Proof-of-concept implementation for the paper "Indirect Meltdown: Building Novel Side-Channel Attacks from Transient Execution Attacks" (…☆22Updated 2 years ago
- ☆12Updated 10 months ago
- Supplemental material to our paper: "One Glitch to Rule Them All: Fault Injection Attacks Against AMD's Secure Encrypted Virtualization"☆95Updated 3 years ago
- Formally verified x86-64 decompilation☆44Updated this week
- InSpectre Gadget: in-depth inspection and exploitability analysis of Spectre disclosure gadgets☆59Updated 3 weeks ago
- PSP emulator☆93Updated 4 years ago
- Proof-of-concept implementation for the paper "(M)WAIT for It: Bridging the Gap between Microarchitectural and Architectural Side Channel…☆27Updated 2 years ago
- ☆30Updated last year
- Artifact for the IEEE S&P 2025 paper: "Rapid Reversing of Non-Linear CPU Cache Slice Functions: Unlocking Physical Address Leakage"☆17Updated 2 months ago
- Artefacts for: "VMScape: Exposing and Exploiting Incomplete Branch Predictor Isolation in Cloud Environments"☆36Updated 3 months ago
- TikTag: Breaking ARM's Memory Tagging Extension with Speculative Execution (IEEE S&P 2025)☆85Updated last year
- Software artifacts for "UC-Check: Characterizing Micro-operation Caches in x86 Processors and Implications in Security and Performance" (…☆11Updated 4 years ago
- The code in this project demonstrates 2 novel Spectre-V4 attacks, named as out-of-place Spectre-STL and Spectre-CTL, based on the Specula…☆22Updated 2 years ago
- Proof-of-concept implementation for the paper "Efficient and Generic Microarchitectural Hash-Function Recovery" (IEEE S&P 2024)☆33Updated 2 years ago
- Artifact of "Indirector: High-Precision Branch Target Injection Attacks Exploiting the Indirect Branch Predictor" [USENIX Security 2024]☆64Updated last year
- Binja loader for AMD-SP or PSP firmware binaries.☆41Updated 3 years ago
- Artifacts for "ZenHammer: Rowhammer Attacks on AMD Zen-based Platforms" (USENIX Security '24).☆59Updated 7 months ago
- Use hardware performance counters to find mapping of addresses to L3 slices in Intel processors☆17Updated 2 years ago
- Revizor - Hardware fuzzing for the age of speculation☆180Updated 2 weeks ago
- Generic exploit for all version 7 (maybe others) LM32-based AMD SMU's used in APUs (and probably works on GPUs too)☆38Updated 2 years ago
- x86 JIT playground for documenting and exploring microarchitectural implementation details☆18Updated 3 months ago
- Microarchitectural weird machine implementation using exceptions, TSX, branch predictors, and branch target buffers.☆17Updated 2 years ago
- Training in Transient Execution and PhantomCALL, from Inception (SEC'23) Artifacts.☆41Updated last year
- This upload contains the artifacts for the paper "SLAP: Data Speculation Attacks via Load Address Prediction on Apple Silicon", to appear…☆22Updated last year
- Implementation for the DIMVA'22 paper "Branch Different - Spectre Attacks on Apple Silicon"☆39Updated 3 years ago
- Pathfinder: High-Resolution Control-Flow Attacks Exploiting the Conditional Branch Predictor☆21Updated last year
- Proof-of-concept code for the IEEE S&P 2025 paper "Peek-a-Walk: Leaking Secrets via Page Walk Side Channels"☆31Updated 7 months ago
- Constantine is a compiler-based system to automatically harden programs against microarchitectural side channels☆82Updated 3 months ago
- Proof-of-concept implementation for the paper "CacheWarp: Software-based Fault Injection using Selective State Reset" (USENIX Security 20…☆65Updated last year
- ☆45Updated 2 years ago