Alternatives and similar repositories for zenhammer

Users that are interested in zenhammer are comparing it to the libraries listed below

• compsec-snu / tiktag
  TikTag: Breaking ARM's Memory Tagging Extension with Speculative Execution (IEEE S&P 2025)
  ☆85Updated last year
• comsec-group / inception
  Training in Transient Execution and PhantomCALL, from Inception (SEC'23) Artifacts.
  ☆41Updated last year
• CMU-SAFARI / RowPress
  Source code & scripts for experimental characterization and real-system demonstration of RowPress, a widespread read disturbance phenomen…
  ☆36Updated 2 years ago
• isec-tugraz / AEPIC
  ☆113Updated 2 years ago
• vusec / inspectre-gadget
  InSpectre Gadget: in-depth inspection and exploitability analysis of Spectre disclosure gadgets
  ☆59Updated 2 weeks ago
• comsec-group / retbleed
  Arbitrary Speculative Code Execution with Return Instructions
  ☆175Updated last year
• owenlly / Indirector_Artifact
  Artifact of "Indirector: High-Precision Branch Target Injection Attacks Exploiting the Indirect Branch Predictor" [USENIX Security 2024]
  ☆64Updated last year
• pietroborrello / ghidra-atom-microcode
  Ghidra Processor Module to disassemble and decompile the x86 Intel Atom microcode
  ☆88Updated 2 years ago
• cispa / CacheWarp
  Proof-of-concept implementation for the paper "CacheWarp: Software-based Fault Injection using Selective State Reset" (USENIX Security 20…
  ☆64Updated last year
• cispa / GhostWrite
  Proof-of-concept for the GhostWrite CPU bug.
  ☆117Updated last year
• comsec-group / vmscape
  Artefacts for: "VMScape: Exposing and Exploiting Incomplete Branch Predictor Isolation in Cloud Environments"
  ☆33Updated 3 months ago
• vusec / slam
  Spectre based on Linear Address Masking
  ☆68Updated 2 years ago
• vusec / bhi-spectre-bhb
  This repository contains exploit and reverse-engineering source code regarding the Spectre-BHB/Branch History Injection vulnerability
  ☆118Updated 3 years ago
• isec-tugraz / halfdouble
  ☆16Updated 3 years ago
• isec-tugraz / msrevelio
  ☆45Updated 2 years ago
• MATCHA-MIT / SHD-StarterCode
  Student Starter Code for Secure Hardware Design at MIT
  ☆85Updated last year
• cispa / indirect-meltdown
  Proof-of-concept implementation for the paper "Indirect Meltdown: Building Novel Side-Channel Attacks from Transient Execution Attacks" (…
  ☆22Updated 2 years ago
• zzrcxb / LLCFeasible
  Open-source release of "Last-Level Cache Side-Channel Attacks Are Feasible in the Modern Public Cloud" (ASPLOS '24)
  ☆33Updated 9 months ago
• vusec / ghostrace
  ☆75Updated last year
• amdprefetch / amd-prefetch-attacks
  ☆30Updated last year
• FPSG-UIUC / augury
  Using Data Memory-Dependent Prefetchers to Leak Data at Rest
  ☆38Updated 3 years ago
• FPSG-UIUC / Peek-a-Walk
  Proof-of-concept code for the IEEE S&P 2025 paper "Peek-a-Walk: Leaking Secrets via Page Walk Side Channels"
  ☆31Updated 6 months ago
• ahoi-attacks / WeSee
  Using Malicious #VC Interrupts to Break AMD SEV-SNP (IEEE S&P 2024)
  ☆26Updated last year
• codexlynx / hardware-attacks-state-of-the-art
  Microarchitectural exploitation and other hardware attacks.
  ☆95Updated last year
• scy-phy / FetchBench
  ☆20Updated 2 years ago
• FPSG-UIUC / lotr
  Source code of the paper "Lord of the Ring(s): Side Channel Attacks on the CPU On-Chip Ring Interconnect Are Practical"
  ☆144Updated 4 years ago
• badramattack / badram
  ☆62Updated 10 months ago
• pietroborrello / constantine
  Constantine is a compiler-based system to automatically harden programs against microarchitectural side channels
  ☆82Updated 2 months ago
• cispa / osiris
  Proof-of-concept implementation for the paper "Osiris: Automated Discovery of Microarchitectural Side Channels" (USENIX Security'21)
  ☆65Updated 7 months ago
• microsoft / sca-fuzzer
  Revizor - Hardware fuzzing for the age of speculation
  ☆177Updated this week