Alternatives and similar repositories for subrisc:

Users that are interested in subrisc are comparing it to the libraries listed below

• nlsynth / karuta
  Karuta HLS Compiler: High level synthesis from prototype based object oriented script language to RTL (Verilog) aiming to be useful for F…
  ☆101Updated 2 years ago
• panda5mt / KyogenRV
  The Simple 5-staged pipeline RISC-V written in chisel3 for intel FPGA.
  ☆44Updated 3 years ago
• nlsynth / iroha
  Intermediate Representation Of Hardware Abstraction (LLVM-ish for HLS)
  ☆35Updated 3 years ago
• moizumi99 / m99_riscv_emulator
  Simple RISC-V emulator
  ☆16Updated 4 years ago
• RuSys / Verugent
  Verilog generation tool written in Rust
  ☆57Updated last year
• i4kimura / chisel-minicpu
  ☆14Updated 5 years ago
• onikiri / onikiri2
  ☆38Updated 4 months ago
• NextMicon / NextMiconIDE
  🛠️ Graphical IDE for NextMicon
  ☆27Updated 11 months ago
• ep2k / epGB
  Game Boy / Game Boy Color emulator running on an FPGA
  ☆16Updated 6 months ago
• msyksphinz-self / swimmer_riscv
  Instruction set simulator for RISC-V
  ☆52Updated 4 years ago
• RIKEN-RCCS / MilvusVisor
  A thin-hypervisor that runs on aarch64 CPUs.
  ☆92Updated last month
• tomabou / cpu_core
  ☆9Updated 5 years ago
• kadomoto / poyo-v
  Open source RISC-V IP core for FPGA/ASIC design
  ☆30Updated 6 months ago
• ocxtal / opa64
  Armv8 A64 Assembly & Intrinsics Guide Server
  ☆25Updated last year
• horie-t / homemade-riscv
  『プログラマのためのFPGAによるRISC-Vマイコンの作り方』のサポート・リポジトリ
  ☆13Updated 5 years ago
• herumi / s_xbyak
  ASM generation tool for GAS/NASM/MASM with Xbyak-like syntax in Python
  ☆12Updated 3 weeks ago
• ciniml / seccamp_2022_riscv_cpu
  セキュリティキャンプ 2022 Y4 RISC-V CPU自作ゼミ 講義資料
  ☆28Updated 5 months ago
• cpuex2019-yokyo / core
  RISC-V (rv32imf) CPU implemented in System Verilog for cpuex2019 @ UTokyo
  ☆13Updated 4 years ago
• Alignof / carron
  rv32/64imac emulator
  ☆31Updated 4 months ago
• ainozaki / aarch64-emu
  Experimental AArch64 Emulator Written in C++
  ☆37Updated last year
• nananapo / veryl-riscv-book
  Write RISC-V CPU in Veryl
  ☆22Updated 2 weeks ago
• k-mrm / maxc
  Programming Language maxc
  ☆37Updated 3 years ago
• VLSI-JP / VLSI-JP.github.io
  ☆19Updated last month
• ciniml / fpga_samples
  FPGA samples
  ☆23Updated last month
• Cra2yPierr0t / risc-v
  RISC-VのCPU作った
  ☆20Updated 5 years ago
• coord-e / ccc
  optimizing compiler for a subset of C language
  ☆34Updated 5 years ago
• hikalium / opv86
  Opcode / Instruction finder for x86_64
  ☆69Updated last year
• k-mrm / Pilevisor
  aarch64 thin hypervisor for resource aggregation
  ☆34Updated last year
• shibatchii / RISC-V
  RISC-V documentation transrate to Japanese.
  ☆73Updated 3 years ago
• PG-MANA / Methylenix
  The operating system written in Rust
  ☆49Updated 2 weeks ago