Alternatives and similar repositories for subrisc

Users that are interested in subrisc are comparing it to the libraries listed below

• onikiri / onikiri2
  ☆39Updated last year
• nlsynth / iroha
  Intermediate Representation Of Hardware Abstraction (LLVM-ish for HLS)
  ☆35Updated 4 years ago
• nlsynth / karuta
  Karuta HLS Compiler: High level synthesis from prototype based object oriented script language to RTL (Verilog) aiming to be useful for F…
  ☆108Updated 3 years ago
• msyksphinz-self / swimmer_riscv
  Instruction set simulator for RISC-V
  ☆54Updated 5 years ago
• tamaroning / wanco
  WebAssembly AOT compiler with cross-CPU checkpoint/restore support
  ☆20Updated 5 months ago
• panda5mt / KyogenRV
  The Simple 5-staged pipeline RISC-V written in chisel3 for intel FPGA.
  ☆45Updated 4 years ago
• kadomoto / poyo-v
  Open source RISC-V IP core for FPGA/ASIC design
  ☆32Updated last year
• i4kimura / chisel-minicpu
  ☆14Updated 6 years ago
• nananapo / veryl-riscv-book
  Let's write RISC-V CPU in Veryl!
  ☆57Updated this week
• sakura-internet / nvme-pcie-to-fabrics-proxy
  (under construction) Experimental circuit design for FPGA based PCIe accelerator board providing emulated NVMe/PCIe device that its read/…
  ☆25Updated 2 years ago
• NextMicon / NextMiconIDE
  🛠️ Graphical IDE for NextMicon
  ☆28Updated last year
• moizumi99 / m99_riscv_emulator
  Simple RISC-V emulator
  ☆16Updated 5 years ago
• RuSys / Verugent
  Verilog generation tool written in Rust
  ☆61Updated 2 years ago
• herumi / s_xbyak
  ASM generation tool for GAS/NASM/MASM with Xbyak-like syntax in Python
  ☆12Updated last month
• arata-nvm / tablegen-lsp
  A language server for TableGen and a VSCode extension
  ☆20Updated last week
• ainozaki / aarch64-emu
  Experimental AArch64 Emulator Written in C++
  ☆39Updated 2 years ago
• YouyouCong / ppl-summer-school-2022
  ☆26Updated 3 years ago
• RIKEN-RCCS / riken_simulator
  This is the git repository for RIKEN simulator designed to simulate the binary code for Fujitsu A64FX.
  ☆36Updated 5 years ago
• ocxtal / opa64
  Armv8 A64 Assembly & Intrinsics Guide Server
  ☆27Updated 2 years ago
• VLSI-JP / VLSI-JP.github.io
  ☆27Updated last month
• msyksphinz-self / swimmer_rust
  RISC-V Simulator written in Rust
  ☆20Updated 5 years ago
• RIKEN-RCCS / MilvusVisor
  A thin-hypervisor that runs on aarch64 CPUs.
  ☆99Updated 3 months ago
• Alignof / hikami
  A lightweight Type-1 hypervisor for RISC-V H-extension, featuring RISC-V extension emulation. (on Milk-V Megrez)
  ☆54Updated last week
• Alignof / carron
  rv32/64imac emulator
  ☆32Updated last year
• msyksphinz-self / dydra
  ☆30Updated 2 years ago
• maekawatoshiki / long
  C++ Compiler
  ☆21Updated 4 years ago
• cpuex2019-yokyo / core
  RISC-V (rv32imf) CPU implemented in System Verilog for cpuex2019 @ UTokyo
  ☆13Updated 5 years ago
• coord-e / ccc
  optimizing compiler for a subset of C language
  ☆35Updated 6 years ago
• ciniml / seccamp_2022_riscv_cpu
  セキュリティキャンプ 2022 Y4 RISC-V CPU自作ゼミ 講義資料
  ☆29Updated last year
• Cra2yPierr0t / risc-v
  RISC-VのCPU作った
  ☆20Updated 6 years ago