Hara-Laboratory / subrisc

Related projects: ⓘ

• onikiri / onikiri2
  ☆34Updated 2 weeks ago
• nlsynth / iroha
  Intermediate Representation Of Hardware Abstraction (LLVM-ish for HLS)
  ☆35Updated 3 years ago
• panda5mt / KyogenRV
  The Simple 5-staged pipeline RISC-V written in chisel3 for intel FPGA.
  ☆43Updated 3 years ago
• herumi / s_xbyak
  ASM generation tool for GAS/NASM/MASM with Xbyak-like syntax in Python
  ☆12Updated 2 weeks ago
• ocxtal / opa64
  Armv8 A64 Assembly & Intrinsics Guide Server
  ☆25Updated last year
• NextMicon / NextMiconIDE
  🛠️ Graphical IDE for NextMicon
  ☆26Updated 7 months ago
• nlsynth / karuta
  Karuta HLS Compiler: High level synthesis from prototype based object oriented script language to RTL (Verilog) aiming to be useful for F…
  ☆99Updated 2 years ago
• msyksphinz-self / swimmer_riscv
  Instruction set simulator for RISC-V
  ☆52Updated 4 years ago
• RuSys / Verugent
  Verilog generation tool written in Rust
  ☆54Updated last year
• moizumi99 / m99_riscv_emulator
  Simple RISC-V emulator
  ☆16Updated 4 years ago
• i4kimura / chisel-minicpu
  ☆13Updated 5 years ago
• kadomoto / poyo-v
  Open source RISC-V IP core for FPGA/ASIC design
  ☆30Updated 2 months ago
• cpuex2019-yokyo / core
  RISC-V (rv32imf) CPU implemented in System Verilog for cpuex2019 @ UTokyo
  ☆13Updated 4 years ago
• ainozaki / aarch64-emu
  [WIP] AArch64 emulator written in C++
  ☆34Updated last year
• lmt-swallow / rvvisor
  [WIP] A tiny RISC-V hypervisor software written in Rust
  ☆25Updated 3 years ago
• msyksphinz-self / swimmer_rust
  RISC-V Simulator written in Rust
  ☆20Updated 4 years ago
• pezy-computing / pzbcm
  Basic Common Modules
  ☆34Updated 3 months ago
• ciniml / fpga_samples
  FPGA samples
  ☆22Updated 2 weeks ago
• uenoku / firtool-standalone-plugin
  an experiment to run plugin in firtool pipeline
  ☆9Updated 11 months ago
• maekawatoshiki / long
  C++ Compiler
  ☆22Updated 2 years ago
• ep2k / epGB
  Game Boy / Game Boy Color emulator running on an FPGA
  ☆14Updated 2 months ago
• diningyo / dirv
  This is my first trial project for designing RISC-V in Chisel
  ☆17Updated 4 months ago
• synthesijer / synthesijer
  ☆52Updated last month
• hitohira / yokyo
  ☆16Updated last year
• RIKEN-RCCS / MilvusVisor
  A thin-hypervisor that runs on aarch64 CPUs.
  ☆88Updated 2 months ago
• coord-e / ccc
  optimizing compiler for a subset of C language
  ☆34Updated 4 years ago
• YouyouCong / ppl-summer-school-2022
  ☆24Updated last year
• Cra2yPierr0t / risc-v
  RISC-VのCPU作った
  ☆20Updated 4 years ago
• aquaxis / FPGAMAG18
  FPGA Magazine No.18 - RISC-V
  ☆17Updated 7 years ago
• alphaKAI / cr0cd
  CR0.CD manipulate Linux Kernel Module as a proc filesystem
  ☆19Updated 5 years ago