Alternatives and similar repositories for subrisc:

Users that are interested in subrisc are comparing it to the libraries listed below

• i4kimura / chisel-minicpu
  ☆14Updated 5 years ago
• moizumi99 / m99_riscv_emulator
  Simple RISC-V emulator
  ☆16Updated 4 years ago
• herumi / s_xbyak
  ASM generation tool for GAS/NASM/MASM with Xbyak-like syntax in Python
  ☆12Updated last month
• panda5mt / KyogenRV
  The Simple 5-staged pipeline RISC-V written in chisel3 for intel FPGA.
  ☆44Updated 3 years ago
• nlsynth / karuta
  Karuta HLS Compiler: High level synthesis from prototype based object oriented script language to RTL (Verilog) aiming to be useful for F…
  ☆101Updated 3 years ago
• NextMicon / NextMiconIDE
  🛠️ Graphical IDE for NextMicon
  ☆28Updated last year
• nlsynth / iroha
  Intermediate Representation Of Hardware Abstraction (LLVM-ish for HLS)
  ☆35Updated 3 years ago
• onikiri / onikiri2
  ☆39Updated 5 months ago
• msyksphinz-self / swimmer_riscv
  Instruction set simulator for RISC-V
  ☆53Updated 4 years ago
• RuSys / Verugent
  Verilog generation tool written in Rust
  ☆57Updated last year
• kadomoto / poyo-v
  Open source RISC-V IP core for FPGA/ASIC design
  ☆30Updated 7 months ago
• cpuex2019-yokyo / core
  RISC-V (rv32imf) CPU implemented in System Verilog for cpuex2019 @ UTokyo
  ☆13Updated 4 years ago
• ciniml / fpga_samples
  FPGA samples
  ☆23Updated 2 months ago
• ciniml / seccamp_2022_riscv_cpu
  セキュリティキャンプ 2022 Y4 RISC-V CPU自作ゼミ 講義資料
  ☆28Updated 6 months ago
• VLSI-JP / VLSI-JP.github.io
  ☆21Updated last week
• Alignof / hikami
  A lightweight Type-1 hypervisor for RISC-V H-extension, featuring RISC-V extension emulation.
  ☆50Updated last week
• ocxtal / opa64
  Armv8 A64 Assembly & Intrinsics Guide Server
  ☆25Updated last year
• cpu-dev / cpu-dev.github.io
  ☆15Updated 4 years ago
• vaj / riscv-os
  A tiny educational OS for RISC-V
  ☆19Updated 4 months ago
• horie-t / homemade-riscv
  『プログラマのためのFPGAによるRISC-Vマイコンの作り方』のサポート・リポジトリ
  ☆13Updated 5 years ago
• sakura-internet / nvme-pcie-to-fabrics-proxy
  (under construction) Experimental circuit design for FPGA based PCIe accelerator board providing emulated NVMe/PCIe device that its read/…
  ☆20Updated 2 years ago
• RIKEN-RCCS / riken_simulator
  This is the git repository for RIKEN simulator designed to simulate the binary code for Fujitsu A64FX.
  ☆35Updated 4 years ago
• sozysozbot / 2kmcc
  ☆28Updated last year
• maekawatoshiki / long
  C++ Compiler
  ☆21Updated 3 years ago
• ainozaki / aarch64-emu
  Experimental AArch64 Emulator Written in C++
  ☆37Updated last year
• nananapo / veryl-riscv-book
  Write RISC-V CPU in Veryl
  ☆23Updated last month
• atsisy / sloba
  Stacking List Oriented Basic Architecture Allocator
  ☆15Updated 6 years ago
• pezy-computing / pzbcm
  Basic Common Modules
  ☆37Updated 2 months ago
• diningyo / dirv
  This is my first trial project for designing RISC-V in Chisel
  ☆17Updated 9 months ago
• Alignof / raki
  RISC-V instruction decoder written in Rust.
  ☆13Updated 2 weeks ago