Alternatives and similar repositories for riken_simulator

Users that are interested in riken_simulator are comparing it to the libraries listed below

• t-hishinuma / DD-AVX_v3
  Library of High Precision Sparse Matrix Operations Accelerated by SIMD
  ☆43Updated 4 years ago
• herumi / s_xbyak
  ASM generation tool for GAS/NASM/MASM with Xbyak-like syntax in Python
  ☆12Updated 4 months ago
• onikiri / onikiri2
  ☆39Updated 10 months ago
• kaityo256 / xbyak_aarch64_handson
  Tutorials for ARM SVE on Docker
  ☆43Updated 2 years ago
• ocxtal / opa64
  Armv8 A64 Assembly & Intrinsics Guide Server
  ☆25Updated 2 years ago
• fujitsu / A64FX
  ☆465Updated last year
• Tohoku-University-Takizawa-Lab / neoSYCL
  A SYCL Implementation for CPU and SX-Aurora TSUBASA
  ☆53Updated 2 years ago
• tanakamura / instruction-bench
  instruction-bench
  ☆35Updated 2 years ago
• fujitsu / dnnl_aarch64
  ☆53Updated 4 years ago
• suzumura / graph500
  World championship code for Graph500
  ☆25Updated last year
• shioyadan / advanced-computer-organization
  ☆161Updated 10 months ago
• NextMicon / NextMiconIDE
  🛠️ Graphical IDE for NextMicon
  ☆28Updated last year
• sx-aurora-dev / llvm-project
  llvm-project cloned from https://github.com/llvm/llvm-project and modified for VE
  ☆20Updated 2 weeks ago
• moizumi99 / m99_riscv_emulator
  Simple RISC-V emulator
  ☆16Updated 4 years ago
• vaj / riscv-os
  A tiny educational OS for RISC-V
  ☆25Updated 9 months ago
• alphaKAI / cr0cd
  CR0.CD manipulate Linux Kernel Module as a proc filesystem
  ☆19Updated 5 years ago
• kadomoto / poyo-v
  Open source RISC-V IP core for FPGA/ASIC design
  ☆31Updated last year
• msyksphinz-self / swimmer_riscv
  Instruction set simulator for RISC-V
  ☆53Updated 4 years ago
• VLSI-JP / VLSI-JP.github.io
  ☆24Updated 3 weeks ago
• nekomaru0510 / Violet
  ☆14Updated 2 weeks ago
• fujitsu / xbyak_translator_aarch64
  ☆45Updated last year
• cpuex2019-yokyo / core
  RISC-V (rv32imf) CPU implemented in System Verilog for cpuex2019 @ UTokyo
  ☆13Updated 5 years ago
• tmatsuya / wiki
  ☆38Updated 8 years ago
• nlsynth / iroha
  Intermediate Representation Of Hardware Abstraction (LLVM-ish for HLS)
  ☆35Updated 4 years ago
• sozysozbot / 2kmcc
  ☆28Updated 2 years ago
• Alignof / hikami
  A lightweight Type-1 hypervisor for RISC-V H-extension, featuring RISC-V extension emulation.
  ☆51Updated this week
• fukushimalab / hpc_exercise
  ネットワーク系演習II：ハイパフォーマンスコンピューティング
  ☆64Updated 7 months ago
• i4kimura / chip_architect
  Translation of http://chip-architect.com/news/2003_09_21_Detailed_Architecture_of_AMDs_64bit_Core.html
  ☆11Updated 6 years ago
• oss-tsukuba / gfarm
  distributed file system for large-scale cluster computing and wide-area data sharing. provides fine-grained replica location control.
  ☆35Updated last month
• SX-Aurora / aveo
  Another|Alternative|Awesome VE Offloading stack using ve-urpc
  ☆14Updated last year