Alternatives and similar repositories for riken_simulator

Users that are interested in riken_simulator are comparing it to the libraries listed below

• t-hishinuma / DD-AVX_v3
  Library of High Precision Sparse Matrix Operations Accelerated by SIMD
  ☆44Updated 4 years ago
• fujitsu / dnnl_aarch64
  ☆54Updated 5 years ago
• kaityo256 / xbyak_aarch64_handson
  Tutorials for ARM SVE on Docker
  ☆44Updated 3 years ago
• Tohoku-University-Takizawa-Lab / neoSYCL
  A SYCL Implementation for CPU and SX-Aurora TSUBASA
  ☆53Updated 2 years ago
• onikiri / onikiri2
  ☆39Updated last year
• herumi / s_xbyak
  ASM generation tool for GAS/NASM/MASM with Xbyak-like syntax in Python
  ☆12Updated 2 months ago
• ocxtal / opa64
  Armv8 A64 Assembly & Intrinsics Guide Server
  ☆26Updated 2 years ago
• tanakamura / instruction-bench
  instruction-bench
  ☆35Updated 3 years ago
• suzumura / graph500
  World championship code for Graph500
  ☆26Updated last year
• fujitsu / A64FX
  ☆472Updated 2 years ago
• fujitsu / xbyak_translator_aarch64
  ☆45Updated 2 years ago
• NextMicon / NextMiconIDE
  🛠️ Graphical IDE for NextMicon
  ☆28Updated last year
• shioyadan / advanced-computer-organization
  ☆186Updated last month
• sx-aurora-dev / llvm-project
  llvm-project cloned from https://github.com/llvm/llvm-project and modified for VE
  ☆22Updated 2 weeks ago
• msyksphinz-self / swimmer_riscv
  Instruction set simulator for RISC-V
  ☆55Updated 5 years ago
• CPFL / guc
  GPU Microcontroller Compiler
  ☆24Updated 12 years ago
• 4ge32 / aeon
  AEON is an In-place file system designed for non-volatile memories.
  ☆15Updated 6 years ago
• vaj / riscv-os
  A tiny educational OS for RISC-V
  ☆26Updated last year
• alphaKAI / cr0cd
  CR0.CD manipulate Linux Kernel Module as a proc filesystem
  ☆19Updated 6 years ago
• fukushimalab / hpc_exercise
  ネットワーク系演習II：ハイパフォーマンスコンピューティング
  ☆64Updated last year
• oss-tsukuba / gfarm
  distributed file system for large-scale cluster computing and wide-area data sharing. provides fine-grained replica location control.
  ☆39Updated this week
• kadomoto / poyo-v
  Open source RISC-V IP core for FPGA/ASIC design
  ☆32Updated last year
• nlsynth / karuta
  Karuta HLS Compiler: High level synthesis from prototype based object oriented script language to RTL (Verilog) aiming to be useful for F…
  ☆107Updated 4 years ago
• tmatsuya / wiki
  ☆38Updated 8 years ago
• polyphony-dev / polyphony
  Polyphony is Python based High-Level Synthesis compiler.
  ☆109Updated last year
• moizumi99 / m99_riscv_emulator
  Simple RISC-V emulator
  ☆16Updated 5 years ago
• nlsynth / iroha
  Intermediate Representation Of Hardware Abstraction (LLVM-ish for HLS)
  ☆35Updated 4 years ago
• cpuex2019-yokyo / core
  RISC-V (rv32imf) CPU implemented in System Verilog for cpuex2019 @ UTokyo
  ☆13Updated 5 years ago
• SX-Aurora / aveo
  Another|Alternative|Awesome VE Offloading stack using ve-urpc
  ☆15Updated 2 years ago
• shinpei0208 / gdev
  First-Class GPU Resource Management: Device Drivers, Runtimes, and CUDA Compilers for Nouveau.
  ☆389Updated 11 years ago