Alternatives and similar repositories for TWL_DRCFS_30DaysPythonBootcamp

Users that are interested in TWL_DRCFS_30DaysPythonBootcamp are comparing it to the libraries listed below

• Rishabh-zhcet / 3DOF_RoboticArmFPGA
  This repository contains the details of controlling a 3-DOF robotic arm with 4 servo motors using FPGA. The design is execute using the N…
  ☆21Updated 3 years ago
• Ummidichandrika / 100-Days-of-RTL
  ☆116Updated 2 years ago
• Prananya123 / RTL-Coding
  ☆22Updated 2 years ago
• vidvidex / HDL-on-PYNQ
  A guide on how to package HDL code (VHDL or Verilog) for PYNQ environments
  ☆11Updated 5 months ago
• Arjun-Narula / Traffic-Light-Controller-using-Verilog
  the project includes system design of a t intersection traffic light controller and its verilog code in vivado design suite.
  ☆48Updated 5 years ago
• Nirvan007 / Analog_Electronics
  This repository is dedicated to exploring the practical aspects of analog electronic circuits and Analog VLSI design. It contains a colle…
  ☆25Updated last year
• vritrv / ROUTER-1X3-RTL-DESIGN
  Architectural design of data router in verilog
  ☆32Updated 6 years ago
• TheLeopardsH / RISC-V-5-stage-pipelined-in-verilog
  RISC-V-5 stage pipelined in verilog
  ☆10Updated 5 years ago
• KOTHAVANI / 100-Days-of-RTL-code
  ☆44Updated 2 years ago
• Devipriya1921 / Traffic-Light-Controller-using-Verilog
  Verilog Project
  ☆21Updated 4 years ago
• ShauryaSinhaML / ShapeAI_Python_Machine_Learning
  ☆17Updated 4 years ago
• mehwish411 / 5-Staged-Pipelined-RISC-V-32I-Processor
  5 stage pipeline implementation of RISC-V 32I Processor.
  ☆10Updated last year
• arm-university / VLSI-Fundamentals-Education-Kit
  Gain an understanding of the fundamentals of Very Large-Scale Integration (VLSI), including how the theories and concepts can be applied …
  ☆291Updated 8 months ago
• ishikkkkaaaa / 100-PYTHON-PROJECT
  ☆20Updated 3 years ago
• fayizferosh / soc-design-and-planning-nasscom-vsd
  2 Week digital VLSI SoC design and planning workshop with complete RTL2GDSII flow organised by VSD in collaboration with NASSCOM (Advance…
  ☆31Updated last year
• rajdeep66 / edaBundle_whyRD
  opensource EDA tool flor VLSI design
  ☆36Updated 2 years ago
• starksecurity / Pierian-Data-Complete-Python-3-Bootcamp
  ☆898Updated 2 years ago
• vignesh-raghavan / AES128
  Hardware Accelerator for AES 128-bit Encryption and Decryption implemented (in Verilog) in Altera's FPGA board.
  ☆17Updated 8 years ago
• Psichico / Universal_Verification_Methodology
  ☆10Updated 3 years ago
• MohamedEhab13 / Pipelined-RISC-V-Verification-using-UVM
  ☆13Updated last year
• skhiearth / Coursera-IBM-Machine-Learning-with-Python-Final-Project
  The following algorithms are used to build models for the different datasets: k-Nearest Neighbour, Decision Tree, Support Vector Machine,…
  ☆18Updated 6 years ago
• emrealci / FPGA-Verilog
  Practices related to the fundamental level of the programming language Verilog.
  ☆13Updated 3 years ago
• Subhasis-Sahu / SFAL-VSD
  ☆13Updated last year
• karribharathi / 100-Days-of-RTL
  ☆17Updated 2 years ago
• raulbehl / 100DaysOfRTL
  100 Days of RTL
  ☆407Updated last year
• karimmahmoud22 / SystemVerilog-For-Verification
  ☆41Updated last year
• D-curs-D / Inverter-design-and-analysis-using-sky130pdk
  Design and Analysis of CMOS Inverter using the sky130 pdk and various open source tools
  ☆124Updated 3 years ago
• arunkpv / vsd-hdp
  ☆18Updated 2 months ago
• StefanSredojevic / Deep-Neural-Network-Hardware-Accelerator
  SystemVerilog HDL and TB code Deep Neural Network Hardware Accelerator implementation on zybo 7010 FPGA and also C code for Vivado SDK So…
  ☆112Updated 5 years ago
• akash10295 / VLSI-Design-FrontEnd-plus-BackEnd
  ☆14Updated 7 years ago