briansune / max-II-cpld-sdram-tft-driver
☆9Updated 2 years ago
Related projects ⓘ
Alternatives and complementary repositories for max-II-cpld-sdram-tft-driver
- The base reference design for EBIT EBAZ4205 Zynq7010 board.☆64Updated 4 years ago
- AGM bitstream utilities and decoded files from Supra☆40Updated 7 months ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆58Updated 5 years ago
- ESP8266 Xilinx Virtual Cable - wifi JTAG☆39Updated 3 years ago
- ULPI Link Wrapper (USB Phy Interface)☆24Updated 4 years ago
- Update IceStudio to support ColorLight 5A-75X, i5 and ICeSugar Pro FPGA boards☆46Updated last year
- Example Verilog code for Ulx3s☆40Updated 2 years ago
- A 5$ Xilinx ZYNQ development board.☆25Updated last year
- Example designs for the Spartan7 "S7 Mini" FPGA board☆27Updated 5 years ago
- tang-nano-4K mini samples☆13Updated 2 years ago
- A far more light version anlogic-jtag cable with some enhanced functions.☆44Updated 2 months ago
- Xilinx Virtual Cable server for FT2232H (targeted for ARM SBCs)☆18Updated 2 years ago
- Software JTAG probe running on stm32f103.☆23Updated 4 years ago
- Altera "USB_Blaster" clone using Teensy 3.5 microcontroller☆18Updated 4 years ago
- FTDI EEPROM dumps for common JTAG FPGA programmers☆70Updated 11 months ago
- usb-jtag - Altera USB Blaster Emulation with a FX2☆69Updated 3 years ago
- USB DFU bootloader gateware / firmware for FPGAs☆60Updated last month
- IceCore Ice40 HX based modular core☆44Updated 3 years ago
- An open source PSRAM/HyperRAM controller for Sipeed Tang Nano 9K / Gowin GW1NR-LV9QN88PC6/15 FPGA☆59Updated 2 years ago
- Portable HyperRAM controller☆48Updated 2 weeks ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆39Updated 3 years ago
- Open-source HDMI/DVI transmitter for the Gowin GW1NSR-powered Tang Nano 4K☆23Updated 2 years ago
- ☆74Updated 5 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆36Updated 6 months ago
- FPGA core boards / evaluation boards based on CDCTL hardware☆89Updated 3 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆69Updated 7 months ago
- I2C Slave Interface (Vhdl)☆19Updated 2 years ago
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Updated 6 years ago
- Lichee Tang FPGA board examples☆32Updated 5 years ago
- ☆31Updated 9 months ago