Alternatives and similar repositories for rrs:

Users that are interested in rrs are comparing it to the libraries listed below

• eigenraven / rvasm
  RISC-V Assembler
  ☆18Updated last year
• fintelia / riscv-decode
  Simple library for decoding RISC-V instructions
  ☆24Updated 8 months ago
• yupferris / kaze
  An HDL embedded in Rust.
  ☆198Updated last year
• nbdd0121 / r2vm
  Rust RISC-V Virtual Machine
  ☆97Updated 6 months ago
• ethanuppal / marlin
  🦀 No nonsense hardware testing/simulation in Rust 🛠️ | Verilog, Spade, Veryl
  ☆43Updated last month
• djanderson / riscv-5stage-simulator
  A 5-stage pipelining RISC-V 32I simulator written in Rust.
  ☆19Updated 4 years ago
• riscv-software-src / riscof
  ☆78Updated last month
• Amanieu / mini-backtrace
  Backtrace support for Rust `no_std` and embedded programs.
  ☆48Updated 2 years ago
• lachlansneff / ligeia
  A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.
  ☆19Updated 2 years ago
• shady831213 / terminus
  A riscv isa simulator in rust.
  ☆64Updated last year
• scarv / xcrypto
  XCrypto: a cryptographic ISE for RISC-V
  ☆92Updated 2 years ago
• Amanieu / a-tale-of-binary-translation
  Simple RISC-V emulator presented at Rust Nation 2023
  ☆64Updated 2 years ago
• riscv / riscv-cheri
  This repository contains the CHERI extension specification, adding hardware capabilities to RISC-V ISA to enable fine-grained memory prot…
  ☆68Updated this week
• rems-project / isla
  Symbolic execution tool for Sail ISA specifications
  ☆66Updated last month
• fyquah / hardcaml_zprize
  Hardcaml_zprize implements high performance, open source cryptographic solutions for large scale number theoretic transforms (NTT) and mu…
  ☆54Updated 10 months ago
• tcr / rust-verilog
  Verilog parsing and generator crate.
  ☆21Updated 5 years ago
• Quarky93 / warpshell
  ☆16Updated last year
• CTSRD-CHERI / sail-cheri-riscv
  CHERI-RISC-V model written in Sail
  ☆59Updated last month
• rust-embedded / aarch64-cpu
  Low level access to processors using the AArch64 execution state.
  ☆81Updated 5 months ago
• gendx / horcrux
  Rust implementation of Shamir's Secret Sharing
  ☆26Updated 2 years ago
• fabianschuiki / moore
  A hardware compiler based on LLHD and CIRCT
  ☆256Updated last year
• zdimension / parm_extended
  ☆52Updated 6 months ago
• rvkrypto / rvkrypto-fips
  [HISTORICAL] FIPS and higher-level algorithm tests for RISC-V Crypto Extension
  ☆27Updated 9 months ago
• CharlyCst / miralis
  Miralis is RISC-V firmware that virtualizes RISC-V firmware
  ☆14Updated this week
• digorithm / LC-3-Rust
  An LC-3 virtual machine written in Rust for learning purposes.
  ☆38Updated 2 years ago
• toddmaustin / spectre-rust
  Spectre V1 Proof-of-Concept Attack in the Rust Language
  ☆19Updated last month
• lowRISC / sonata-system
  A full micro-controller system utilizing the CHERIoT Ibex core, part of the Sunburst project funded by UKRI
  ☆37Updated this week
• cronokirby / boo-hoo
  An implementation of ZKBoo
  ☆33Updated 3 years ago
• djg / verilated-rs
  Verilator Porcelain
  ☆47Updated last year
• openhwgroup / cv32e40s
  4 stage, in-order, secure RISC-V core based on the CV32E40P
  ☆145Updated 6 months ago