GregAC / rrs

Related projects ⓘ

Alternatives and complementary repositories for rrs

• lachlansneff / ligeia
  A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.
  ☆19Updated 2 years ago
• riscv / configuration-structure
  RISC-V Configuration Structure
  ☆37Updated last week
• yupferris / kaze
  An HDL embedded in Rust.
  ☆194Updated 11 months ago
• kevinmehall / rust-vcd
  Read and write VCD (Value Change Dump) files in Rust
  ☆41Updated 8 months ago
• pulp-platform / bender
  A dependency management tool for hardware projects.
  ☆247Updated 3 weeks ago
• riscv-software-src / riscof
  ☆64Updated 3 weeks ago
• drom / awesome-riscv
  😎 A curated list of awesome RISC-V implementations
  ☆129Updated last year
• fabianschuiki / moore
  A hardware compiler based on LLHD and CIRCT
  ☆249Updated last year
• djg / verilated-rs
  Verilator Porcelain
  ☆37Updated last year
• hdl / containers
  Building and deploying container images for open source electronic design automation (EDA)
  ☆107Updated last month
• YoWASP / yosys
  Unofficial Yosys WebAssembly packages
  ☆66Updated this week
• eigenraven / rvasm
  RISC-V Assembler
  ☆17Updated last year
• openhwgroup / cv32e40s
  4 stage, in-order, secure RISC-V core based on the CV32E40P
  ☆130Updated last week
• lowRISC / sonata-system
  A full micro-controller system utilizing the CHERIoT Ibex core, part of the Sunburst project funded by UKRI
  ☆29Updated this week
• benbr8 / rstb
  Rust Test Bench - write HDL tests in Rust.
  ☆22Updated last year
• BrunoLevy / TordBoyau
  A pipelined RISC-V processor
  ☆47Updated 11 months ago
• riscv / riscv-cheri
  This repository contains the CHERI extension specification, adding hardware capabilities to RISC-V ISA to enable fine-grained memory prot…
  ☆52Updated this week
• hamsternz / simple-riscv
  A simple three-stage RISC-V CPU
  ☆21Updated 3 years ago
• amaranth-lang / amaranth-soc
  System on Chip toolkit for Amaranth HDL
  ☆84Updated last month
• riscv-rust / riscv-crates
  A workspace for hacking on riscv crates
  ☆13Updated 5 years ago
• YosysHQ / nerv
  Naive Educational RISC V processor
  ☆71Updated 3 weeks ago
• sparrowgrine / prjtritium
  ☆22Updated 2 years ago
• japaric / ultrascale-plus
  Rust on the Zynq UltraScale+ MPSoC
  ☆36Updated 5 years ago
• microsoft / cheriot-ibex
  cheriot-ibex is a RTL implementation of CHERIoT ISA based on LowRISC's Ibex core.
  ☆78Updated 2 weeks ago
• openhwgroup / programs
  Documentation for the OpenHW Group's set of CORE-V RISC-V cores
  ☆195Updated last week
• fabianschuiki / llhd
  Low Level Hardware Description — A foundation for building hardware design tools.
  ☆395Updated 2 years ago
• tcr / rust-verilog
  Verilog parsing and generator crate.
  ☆20Updated 4 years ago
• meiniKi / FazyRV
  A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.
  ☆72Updated 2 months ago
• brouhaha / glacial
  Glacial - microcoded RISC-V core designed for low FPGA resource utilization
  ☆82Updated 5 years ago
• tomverbeure / gdbwave
  GDB server to debug CPU simulation waveform traces
  ☆40Updated 2 years ago