GregAC / rrsLinks
Rust RISC-V Simulator
☆33Updated last year
Alternatives and similar repositories for rrs
Users that are interested in rrs are comparing it to the libraries listed below
Sorting:
- Simple library for decoding RISC-V instructions☆24Updated 9 months ago
- Hardcaml_zprize implements high performance, open source cryptographic solutions for large scale number theoretic transforms (NTT) and mu…☆54Updated 11 months ago
- ☆80Updated 2 months ago
- Simple RISC-V emulator presented at Rust Nation 2023☆64Updated 2 years ago
- 🦀 No nonsense hardware testing/simulation in Rust 🛠️ | Verilog, Spade, Veryl☆47Updated 2 months ago
- ePIC (Embedded PIC) example: kernel and relocatable loadable app☆13Updated last year
- Rust RISC-V Virtual Machine☆104Updated 6 months ago
- A 5-stage pipelining RISC-V 32I simulator written in Rust.☆19Updated 4 years ago
- An HDL embedded in Rust.☆198Updated last year
- RISC-V Assembler☆18Updated last year
- A Risc-V CPU implemented as a zk-SNARK☆48Updated 2 years ago
- A riscv isa simulator in rust.☆64Updated last year
- A computer for human beings.☆44Updated 6 months ago
- This repository contains the CHERI extension specification, adding hardware capabilities to RISC-V ISA to enable fine-grained memory prot…☆68Updated last week
- ☆17Updated last year
- Verilator Porcelain☆47Updated last year
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Updated 2 years ago
- Unofficial Yosys WebAssembly packages☆71Updated this week
- Risc-V hypervisor for TEE development☆116Updated 3 weeks ago
- Symbolic execution tool for Sail ISA specifications☆67Updated 2 weeks ago
- RISC-V Configuration Structure☆38Updated 7 months ago
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆65Updated last month
- Logic circuit analysis and optimization☆39Updated 7 months ago
- Low level access to processors using the AArch64 execution state.☆83Updated 6 months ago
- A hardware compiler based on LLHD and CIRCT☆259Updated last year
- Assured confidential execution (ACE) implements VM-based trusted execution environment (TEE) for embedded RISC-V systems with focus on a …☆157Updated last week
- Verifying OpenTitan☆26Updated last year
- A tiny RISC-V instruction decoder and instruction set simulator☆21Updated 11 months ago
- A full micro-controller system utilizing the CHERIoT Ibex core, part of the Sunburst project funded by UKRI☆41Updated this week
- ☆16Updated 3 years ago