Alternatives and similar repositories for rrs:

Users that are interested in rrs are comparing it to the libraries listed below

• eigenraven / rvasm
  RISC-V Assembler
  ☆18Updated last year
• riscv-software-src / riscof
  ☆77Updated last week
• ethanuppal / marlin
  🦀 No nonsense hardware testing/simulation in Rust 🛠️ | Verilog, Spade, Veryl
  ☆41Updated this week
• yupferris / kaze
  An HDL embedded in Rust.
  ☆197Updated last year
• scarv / xcrypto
  XCrypto: a cryptographic ISE for RISC-V
  ☆92Updated 2 years ago
• fintelia / riscv-decode
  Simple library for decoding RISC-V instructions
  ☆23Updated 7 months ago
• nbdd0121 / r2vm
  Rust RISC-V Virtual Machine
  ☆96Updated 5 months ago
• riscv / riscv-cheri
  This repository contains the CHERI extension specification, adding hardware capabilities to RISC-V ISA to enable fine-grained memory prot…
  ☆65Updated last week
• mosscomp / moss
  A computer for human beings.
  ☆44Updated 5 months ago
• lachlansneff / ligeia
  A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.
  ☆19Updated 2 years ago
• shady831213 / terminus
  A riscv isa simulator in rust.
  ☆64Updated last year
• Amanieu / a-tale-of-binary-translation
  Simple RISC-V emulator presented at Rust Nation 2023
  ☆62Updated 2 years ago
• fabianschuiki / moore
  A hardware compiler based on LLHD and CIRCT
  ☆256Updated last year
• drom / awesome-riscv
  😎 A curated list of awesome RISC-V implementations
  ☆134Updated 2 years ago
• riscv / configuration-structure
  RISC-V Configuration Structure
  ☆38Updated 5 months ago
• cucapra / filament
  Fearless hardware design
  ☆176Updated this week
• rust-embedded / aarch64-cpu
  Low level access to processors using the AArch64 execution state.
  ☆79Updated 4 months ago
• YoWASP / yosys
  Unofficial Yosys WebAssembly packages
  ☆70Updated this week
• lowRISC / epic-c-example
  ePIC (Embedded PIC) example: kernel and relocatable loadable app
  ☆12Updated last year
• rvkrypto / rvkrypto-fips
  [HISTORICAL] FIPS and higher-level algorithm tests for RISC-V Crypto Extension
  ☆27Updated 8 months ago
• kevinmehall / rust-vcd
  Read and write VCD (Value Change Dump) files in Rust
  ☆43Updated last year
• fabianschuiki / llhd
  Low Level Hardware Description — A foundation for building hardware design tools.
  ☆411Updated 2 years ago
• tcr / rust-verilog
  Verilog parsing and generator crate.
  ☆21Updated 4 years ago
• openhwgroup / cv32e40s
  4 stage, in-order, secure RISC-V core based on the CV32E40P
  ☆143Updated 5 months ago
• Ko- / riscvcrypto
  Optimized assembly implementations of crypto for the RV32I (RISC-V) architecture
  ☆31Updated 4 years ago
• Amanieu / mini-backtrace
  Backtrace support for Rust `no_std` and embedded programs.
  ☆47Updated last year
• Quarky93 / warpshell
  ☆16Updated last year
• riscv / riscv-bitmanip
  Working draft of the proposed RISC-V Bitmanipulation extension
  ☆209Updated last year
• djanderson / riscv-5stage-simulator
  A 5-stage pipelining RISC-V 32I simulator written in Rust.
  ☆19Updated 3 years ago
• rems-project / isla
  Symbolic execution tool for Sail ISA specifications
  ☆66Updated 2 weeks ago