Alternatives and similar repositories for rrs

Users that are interested in rrs are comparing it to the libraries listed below

• fintelia / riscv-decode
  Simple library for decoding RISC-V instructions
  ☆24Updated 9 months ago
• fyquah / hardcaml_zprize
  Hardcaml_zprize implements high performance, open source cryptographic solutions for large scale number theoretic transforms (NTT) and mu…
  ☆54Updated 11 months ago
• riscv-software-src / riscof
  ☆80Updated 2 months ago
• Amanieu / a-tale-of-binary-translation
  Simple RISC-V emulator presented at Rust Nation 2023
  ☆64Updated 2 years ago
• ethanuppal / marlin
  🦀 No nonsense hardware testing/simulation in Rust 🛠️ | Verilog, Spade, Veryl
  ☆47Updated 2 months ago
• lowRISC / epic-c-example
  ePIC (Embedded PIC) example: kernel and relocatable loadable app
  ☆13Updated last year
• nbdd0121 / r2vm
  Rust RISC-V Virtual Machine
  ☆104Updated 6 months ago
• djanderson / riscv-5stage-simulator
  A 5-stage pipelining RISC-V 32I simulator written in Rust.
  ☆19Updated 4 years ago
• yupferris / kaze
  An HDL embedded in Rust.
  ☆198Updated last year
• eigenraven / rvasm
  RISC-V Assembler
  ☆18Updated last year
• lucasgleba / zkRiscV
  A Risc-V CPU implemented as a zk-SNARK
  ☆48Updated 2 years ago
• shady831213 / terminus
  A riscv isa simulator in rust.
  ☆64Updated last year
• mosscomp / moss
  A computer for human beings.
  ☆44Updated 6 months ago
• riscv / riscv-cheri
  This repository contains the CHERI extension specification, adding hardware capabilities to RISC-V ISA to enable fine-grained memory prot…
  ☆68Updated last week
• Quarky93 / warpshell
  ☆17Updated last year
• djg / verilated-rs
  Verilator Porcelain
  ☆47Updated last year
• lachlansneff / ligeia
  A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.
  ☆19Updated 2 years ago
• YoWASP / yosys
  Unofficial Yosys WebAssembly packages
  ☆71Updated this week
• rivosinc / salus
  Risc-V hypervisor for TEE development
  ☆116Updated 3 weeks ago
• rems-project / isla
  Symbolic execution tool for Sail ISA specifications
  ☆67Updated 2 weeks ago
• riscv / configuration-structure
  RISC-V Configuration Structure
  ☆38Updated 7 months ago
• ekiwi / wellen
  wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.
  ☆65Updated last month
• Coloquinte / quaigh
  Logic circuit analysis and optimization
  ☆39Updated 7 months ago
• rust-embedded / aarch64-cpu
  Low level access to processors using the AArch64 execution state.
  ☆83Updated 6 months ago
• fabianschuiki / moore
  A hardware compiler based on LLHD and CIRCT
  ☆259Updated last year
• IBM / ACE-RISCV
  Assured confidential execution (ACE) implements VM-based trusted execution environment (TEE) for embedded RISC-V systems with focus on a …
  ☆157Updated last week
• secure-foundations / veri-titan
  Verifying OpenTitan
  ☆26Updated last year
• s-holst / tinyrv
  A tiny RISC-V instruction decoder and instruction set simulator
  ☆21Updated 11 months ago
• lowRISC / sonata-system
  A full micro-controller system utilizing the CHERIoT Ibex core, part of the Sunburst project funded by UKRI
  ☆41Updated this week
• lowRISC / manticore
  ☆16Updated 3 years ago