GregAC / rrs
Rust RISC-V Simulator
☆25Updated 6 months ago
Related projects ⓘ
Alternatives and complementary repositories for rrs
- An HDL embedded in Rust.☆194Updated last year
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Updated 2 years ago
- Simple library for decoding RISC-V instructions☆21Updated 3 months ago
- Unofficial Yosys WebAssembly packages☆66Updated this week
- Verilator Porcelain☆38Updated last year
- RISC-V Assembler☆17Updated last year
- Read and write VCD (Value Change Dump) files in Rust☆41Updated 8 months ago
- A riscv isa simulator in rust.☆63Updated last year
- RISC-V Configuration Structure☆37Updated 3 weeks ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆131Updated 3 weeks ago
- A computer for human beings.☆42Updated 2 weeks ago
- A hardware compiler based on LLHD and CIRCT☆250Updated last year
- ☆65Updated last month
- 😎 A curated list of awesome RISC-V implementations☆130Updated last year
- A new Hardware Design Language that keeps you in the driver's seat☆70Updated this week
- A dependency management tool for hardware projects.☆251Updated last month
- Rust RISC-V Virtual Machine☆88Updated 2 weeks ago
- System on Chip toolkit for Amaranth HDL☆83Updated last month
- The LLHD reference simulator.☆37Updated 4 years ago
- Fearless hardware design☆161Updated last week
- Backtrace support for Rust `no_std` and embedded programs.☆46Updated last year
- GDB server to debug CPU simulation waveform traces☆41Updated 2 years ago
- Peripheral access API crate (PAC) for K210 SoC, generated by svd2rust☆29Updated 9 months ago
- Verilog parsing and generator crate.☆20Updated 4 years ago
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆41Updated last week
- Low Level Hardware Description — A foundation for building hardware design tools.☆396Updated 2 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆67Updated 6 months ago
- XCrypto: a cryptographic ISE for RISC-V☆92Updated last year
- Logic circuit analysis and optimization☆28Updated last month
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆73Updated 2 months ago