Alternatives and similar repositories for flop

Users that are interested in flop are comparing it to the libraries listed below

• fabianschuiki / llhd
  Low Level Hardware Description — A foundation for building hardware design tools.
  ☆426Updated 3 years ago
• kvakil / venus
  RISC-V instruction set simulator built for education
  ☆221Updated 3 years ago
• riscv-collab / v8
  Port of Google v8 engine to RISC-V.
  ☆245Updated 3 months ago
• ucb-bar / chiseltest
  The batteries-included testing and formal verification library for Chisel-based RTL designs.
  ☆233Updated last year
• B-Lang-org / bsc
  Bluespec Compiler (BSC)
  ☆1,077Updated 2 weeks ago
• rafaelcalcada / rvx
  32-bit RISC-V microcontroller for embedded, FPGA and ASIC applications
  ☆189Updated last week
• jlpteaching / dinocpu
  A teaching-focused RISC-V CPU design used at UC Davis
  ☆154Updated 3 years ago
• fabianschuiki / moore
  A hardware compiler based on LLHD and CIRCT
  ☆265Updated 7 months ago
• riscv / riscv-crypto
  RISC-V cryptography extensions standardisation work.
  ☆403Updated last year
• pulp-platform / mempool
  A scalable 256/1024-RISC-V-core system with low-latency access into shared L1 memory.
  ☆313Updated this week
• vivekmalneedi / veridian
  A SystemVerilog Language Server
  ☆193Updated 2 months ago
• openhwgroup / programs
  Documentation for the OpenHW Group's set of CORE-V RISC-V cores
  ☆223Updated last month
• ThaumicMekanism / venus
  RISC-V instruction set simulator built for education
  ☆160Updated 3 years ago
• ucb-bar / berkeley-hardfloat
  ☆367Updated 5 months ago
• bluespec / Flute
  RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance
  ☆376Updated 2 years ago
• mit-plv / koika
  A core language for rule-based hardware design 🦑
  ☆171Updated 2 months ago
• ucb-bar / riscv-mini
  Simple RISC-V 3-stage Pipeline in Chisel
  ☆603Updated last year
• riscvarchive / educational-materials
  Educational materials for RISC-V
  ☆227Updated 4 years ago
• openhwgroup / cvfpu
  Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.
  ☆568Updated 3 months ago
• schoeberl / chisel-book
  Digital Design with Chisel
  ☆894Updated this week
• riscv / riscv-bitmanip
  Working draft of the proposed RISC-V Bitmanipulation extension
  ☆216Updated last year
• MoonbaseOtago / vroom
  VRoom! RISC-V CPU
  ☆516Updated last year
• rsd-devel / rsd
  RSD: RISC-V Out-of-Order Superscalar Processor
  ☆1,149Updated last month
• cucapra / filament
  Fearless hardware design
  ☆194Updated 5 months ago
• calyxir / calyx
  Intermediate Language (IL) for Hardware Accelerator Generators
  ☆582Updated this week
• SpinalHDL / NaxRiscv
  ☆306Updated 2 weeks ago
• schoeberl / chisel-examples
  Chisel examples and code snippets
  ☆266Updated 3 years ago
• riscv / sail-riscv
  Sail RISC-V model
  ☆667Updated this week
• shioyadan / Konata
  Konata is an instruction pipeline visualizer for Onikiri2-Kanata/Gem5-O3PipeView formats. You can download the pre-built binaries from ht…
  ☆517Updated last year
• mshr-h / vscode-verilog-hdl-support
  HDL support for VS Code
  ☆352Updated this week