IEEE 754-style floating-point converter
☆18Jan 30, 2023Updated 3 years ago
Alternatives and similar repositories for flop
Users that are interested in flop are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆18Jul 19, 2018Updated 7 years ago
- Verilog Hdl Format☆31Jun 20, 2025Updated 9 months ago
- ESP32 + MLX90640 IR Camera using the native ESP-IDF☆10Mar 28, 2020Updated 5 years ago
- ☆15May 22, 2024Updated last year
- CLI tool for RTL design space exploration on top of Vivado☆15Jun 5, 2023Updated 2 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Verilog for ASIC Design☆32Sep 13, 2021Updated 4 years ago
- Interface Xilinx XDMA PCIe with DDR3 using MIG-IP on Artix-7 FPGA using Nitefury dev board☆18Apr 13, 2022Updated 3 years ago
- Share short notes with just a link. No database. No storage!☆19Sep 18, 2025Updated 6 months ago
- Latest SvelteKit v.2 blog - can create page or blog with Markdown or Jodit(wysiwyg editor) - Created pages and blogs are in header and th…☆13Aug 19, 2025Updated 7 months ago
- ☆12Mar 1, 2021Updated 5 years ago
- Cheapest UAC2 using STM32F407+USB3300☆21Feb 26, 2025Updated last year
- Contactless Temperature Monitoring over BLE using ESP32 and MLX90640☆16Apr 2, 2020Updated 5 years ago
- This is a collection of the built in libraries of the VHDPlus IDE toghether with examples. Commits will be featured in the IDE with futur…☆20Feb 27, 2024Updated 2 years ago
- Espressif ESP32S3 development board, ESP32S3-A development board is built with Espressif original modules, ESP32S3-B development board is…☆25Jul 28, 2023Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- Bit Twiddling Hacks By Sean Eron Anderson: code snippets in Python☆35Oct 20, 2023Updated 2 years ago
- A simple dot file / graph generator for Verilog syntax trees.☆23Jul 16, 2016Updated 9 years ago
- Quasar 2.0: Chisel equivalent of SweRV-EL2☆33Apr 13, 2021Updated 4 years ago
- ☆21Jan 18, 2024Updated 2 years ago
- port from python to C++ PyVCD lib☆24Mar 4, 2026Updated 3 weeks ago
- ☆97Mar 5, 2026Updated 3 weeks ago
- ☆22Jan 11, 2023Updated 3 years ago
- A gdbstub for connecting GDB to a RISC-V Debug Module☆30Oct 7, 2024Updated last year
- Seafile Javascript API☆21Mar 20, 2026Updated last week
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- An ultra-low noise amplifier to measure low-noise LDO/OPA's wide band output noise, and many other interesting measurements. Referred to …☆32Jul 4, 2023Updated 2 years ago
- This is to convert caffe model to torch model and torch model to pytorch model☆21Dec 8, 2017Updated 8 years ago
- Just for fun riscv64 emulator, which boots the Linux.☆41Dec 14, 2022Updated 3 years ago
- Vivado board files for the Kintex 7 HPC V2 FPGA board.☆25Jul 31, 2020Updated 5 years ago
- 《互联网络原理与实践（中文翻译）》Principles and Practices of Interconnection Networks☆28Nov 20, 2020Updated 5 years ago
- The translator that supports translating NVPTX to SPIR-V. This translator is modified from LLVM-SPIR-V Translator.☆45Oct 25, 2021Updated 4 years ago
- ☆28Dec 15, 2021Updated 4 years ago
- A flexible and scalable development platform for modern FPGA projects.☆42Updated this week
- 5-stage RISC-V CPU, originally developed for RISCBoy☆36Jul 1, 2023Updated 2 years ago
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Experiments with Yosys cxxrtl backend☆50Jan 16, 2025Updated last year
- Hello Verilog by Mac + VSCode☆32Dec 26, 2025Updated 3 months ago
- This is a higan/Verilator co-simulation example/framework☆51Apr 17, 2018Updated 7 years ago
- Shuhai is a benchmarking-memory tool that allows FPGA programmers to demystify all the underlying details of memories, e.g., HBM and DDR4…☆117Jun 15, 2025Updated 9 months ago
- ☆312Mar 14, 2026Updated last week
- GPGPU supporting RISCV-V, developed with verilog HDL☆145Feb 24, 2025Updated last year
- Another tiny RISC-V implementation☆64Jul 19, 2021Updated 4 years ago