IEEE 754-style floating-point converter
☆20Jan 30, 2023Updated 3 years ago
Alternatives and similar repositories for flop
Users that are interested in flop are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ESP32 + MLX90640 IR Camera using the native ESP-IDF☆12Mar 28, 2020Updated 6 years ago
- Interface Xilinx XDMA PCIe with DDR3 using MIG-IP on Artix-7 FPGA using Nitefury dev board☆19Apr 13, 2022Updated 4 years ago
- Share short notes with just a link. No database. No storage!☆19Sep 18, 2025Updated last year
- Latest SvelteKit v.2 blog - can create page or blog with Markdown or Jodit(wysiwyg editor) - Created pages and blogs are in header and th…☆13Jul 22, 2026Updated 2 months ago
- RUBIK Pi Documentation Repository.☆17Jun 11, 2026Updated 4 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- This is a collection of the built in libraries of the VHDPlus IDE toghether with examples. Commits will be featured in the IDE with futur…☆21Feb 27, 2024Updated 2 years ago
- rust electron demo using yew☆16Dec 10, 2022Updated 3 years ago
- Contactless Temperature Monitoring over BLE using ESP32 and MLX90640☆16Apr 2, 2020Updated 6 years ago
- Quasar 2.0: Chisel equivalent of SweRV-EL2☆35Apr 13, 2021Updated 5 years ago
- ☆15May 22, 2024Updated 2 years ago
- A simple dot file / graph generator for Verilog syntax trees.☆23Jul 16, 2016Updated 10 years ago
- ☆16Jan 31, 2020Updated 6 years ago
- ☆23Jan 11, 2023Updated 3 years ago
- ☆21Jan 18, 2024Updated 2 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- port from python to C++ PyVCD lib☆24Mar 4, 2026Updated 7 months ago
- A gdbstub for connecting GDB to a RISC-V Debug Module☆30Oct 7, 2024Updated 2 years ago
- Seafile Javascript API☆22Jun 18, 2026Updated 3 months ago
- Espressif ESP32S3 development board, ESP32S3-A development board is built with Espressif original modules, ESP32S3-B development board is…☆31Aug 14, 2026Updated 2 months ago
- Just for fun riscv64 emulator, which boots the Linux.☆39Jul 16, 2026Updated 3 months ago
- Vivado board files for the Kintex 7 HPC V2 FPGA board.☆26Jul 31, 2020Updated 6 years ago
- Wireless remote controller for Klipper 3D printers☆27Oct 21, 2021Updated 4 years ago
- Tutorial for WASM using Rust and Yew☆27Jun 8, 2020Updated 6 years ago
- ☆31Dec 15, 2021Updated 4 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- MarkIdea前端仓库☆23Mar 5, 2023Updated 3 years ago
- 5-stage RISC-V CPU, originally developed for RISCBoy☆40Jul 1, 2023Updated 3 years ago
- 华擎 asrock z370 gaming itx opencore☆25Aug 24, 2021Updated 5 years ago
- GEMM and GEMM-Ops accelerator for PULP systems☆123Sep 30, 2026Updated 2 weeks ago
- The translator that supports translating NVPTX to SPIR-V. This translator is modified from LLVM-SPIR-V Translator.☆45Oct 25, 2021Updated 4 years ago
- Collection of kernel accelerators optimised for LLM execution☆35Feb 26, 2026Updated 7 months ago
- An example SvelteKit project, with a server endpoint written with LangChain.☆53Apr 17, 2023Updated 3 years ago
- A flexible and scalable development platform for modern FPGA projects.☆47Oct 7, 2026Updated last week
- Another tiny RISC-V implementation☆68Jul 19, 2021Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Chisel Cheatsheet☆37Apr 13, 2023Updated 3 years ago
- R Kernel for Jupyter☆73Dec 9, 2018Updated 7 years ago
- Tiny tips for Colorlight i5 FPGA board☆70Mar 26, 2021Updated 5 years ago
- RISCV model for Verilator/FPGA targets☆56Oct 17, 2019Updated 7 years ago
- A matrix extension proposal for AI applications under RISC-V architecture☆187Apr 1, 2026Updated 6 months ago
- This project shows how to create a web app using a React component inside a Yew component.☆66Nov 17, 2020Updated 5 years ago
- Debuggable hardware generator☆71Feb 17, 2023Updated 3 years ago