IEEE 754-style floating-point converter
☆20Jan 30, 2023Updated 3 years ago
Alternatives and similar repositories for flop
Users that are interested in flop are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆19Jul 19, 2018Updated 8 years ago
- ☆13Mar 7, 2022Updated 4 years ago
- ESP32 + MLX90640 IR Camera using the native ESP-IDF☆12Mar 28, 2020Updated 6 years ago
- CLI tool for RTL design space exploration on top of Vivado☆15Jun 5, 2023Updated 3 years ago
- Verilog for ASIC Design☆35Sep 13, 2021Updated 5 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Path tracer using DirectCompute.☆17Aug 10, 2026Updated last month
- Latest SvelteKit v.2 blog - can create page or blog with Markdown or Jodit(wysiwyg editor) - Created pages and blogs are in header and th…☆13Jul 22, 2026Updated 2 months ago
- SystemVerilog/Verilog support for vscode using Ctags☆38Sep 19, 2025Updated last year
- RUBIK Pi Documentation Repository.☆17Jun 11, 2026Updated 3 months ago
- This is a collection of the built in libraries of the VHDPlus IDE toghether with examples. Commits will be featured in the IDE with futur…☆21Feb 27, 2024Updated 2 years ago
- rust electron demo using yew☆16Dec 10, 2022Updated 3 years ago
- Verilog Hdl Format☆36Jun 20, 2025Updated last year
- Contactless Temperature Monitoring over BLE using ESP32 and MLX90640☆16Apr 2, 2020Updated 6 years ago
- Cheapest UAC2 using STM32F407+USB3300☆22Feb 26, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆12Mar 1, 2021Updated 5 years ago
- Quasar 2.0: Chisel equivalent of SweRV-EL2☆35Apr 13, 2021Updated 5 years ago
- A simple dot file / graph generator for Verilog syntax trees.☆23Jul 16, 2016Updated 10 years ago
- ☆16Jan 31, 2020Updated 6 years ago
- ☆21Jan 18, 2024Updated 2 years ago
- port from python to C++ PyVCD lib☆24Mar 4, 2026Updated 6 months ago
- A gdbstub for connecting GDB to a RISC-V Debug Module☆30Oct 7, 2024Updated last year
- Seafile Javascript API☆22Jun 18, 2026Updated 3 months ago
- Espressif ESP32S3 development board, ESP32S3-A development board is built with Espressif original modules, ESP32S3-B development board is…☆31Aug 14, 2026Updated last month
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Just for fun riscv64 emulator, which boots the Linux.☆40Jul 16, 2026Updated 2 months ago
- Nanairo is a physically plausible spectral renderer.☆33Aug 31, 2019Updated 7 years ago
- A physical ssh terminal implements with MCU chips integrated ESP32 and LCD display.☆27Feb 21, 2023Updated 3 years ago
- Vivado board files for the Kintex 7 HPC V2 FPGA board.☆26Jul 31, 2020Updated 6 years ago
- Wireless remote controller for Klipper 3D printers☆27Oct 21, 2021Updated 4 years ago
- A simple CRUD project using SvelteKit, Prisma, PostgreSQL, and TypeScript☆26Sep 12, 2026Updated 2 weeks ago
- Tutorial for WASM using Rust and Yew☆27Jun 8, 2020Updated 6 years ago
- ☆31Dec 15, 2021Updated 4 years ago
- 5-stage RISC-V CPU, originally developed for RISCBoy☆40Jul 1, 2023Updated 3 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Hello Verilog by Mac + VSCode☆33Dec 26, 2025Updated 9 months ago
- Experiments with Yosys cxxrtl backend☆49Jan 16, 2025Updated last year
- 华擎 asrock z370 gaming itx opencore☆25Aug 24, 2021Updated 5 years ago
- GEMM and GEMM-Ops accelerator for PULP systems☆122Updated this week
- ☆34Jan 15, 2016Updated 10 years ago
- The translator that supports translating NVPTX to SPIR-V. This translator is modified from LLVM-SPIR-V Translator.☆45Oct 25, 2021Updated 4 years ago
- This is a higan/Verilator co-simulation example/framework☆51Apr 17, 2018Updated 8 years ago