All code developed by the UW Orbital software team
☆25Feb 22, 2026Updated last week
Alternatives and similar repositories for orbital-software
Users that are interested in orbital-software are comparing it to the libraries listed below
Sorting:
- This repository explores writing cocotb-style tests in modern C++, using coroutines and strong typing, with the goal of maintaining a Pyt…☆26Feb 16, 2026Updated 2 weeks ago
- Submission template for Tiny Tapeout 9 - Verilog HDL Projects☆14Nov 13, 2024Updated last year
- ECE 155 : Engineering Design with Embedded Systems☆14Nov 14, 2015Updated 10 years ago
- Verilog Design, Simulation & Synthesis of Digital ASIC Projects☆17Jan 27, 2023Updated 3 years ago
- # 3.Interview_Questions In my experience, the questions i faced in the interviews and the people surrounded me must have faced a couple o…☆25Jul 9, 2025Updated 7 months ago
- Old school SEO for Waterloo ECE.☆19Mar 25, 2025Updated 11 months ago
- WATonomous ASD Admissions Assignment☆22Sep 10, 2025Updated 5 months ago
- Z80 CP/M80 emulation of an RC2014 using the RP2040 (PI PICO) processor☆51Aug 15, 2025Updated 6 months ago
- SystemVerilog DPI "TCP/IP Shunt" (System Verilog/SystemC/Python TCP/IP socket library)☆53Jan 31, 2026Updated last month
- A command-line tool for displaying vcd waveforms.☆67Feb 19, 2024Updated 2 years ago
- TinyTapeout submission with the SN76489 Digital Complex Sound Generator (DCSG) programmable sound generator (PSG) chip from Texas Instrum…☆58Nov 16, 2025Updated 3 months ago
- University of Waterloo ECE Course Notes☆79Jun 4, 2019Updated 6 years ago
- FPGA tool performance profiling☆105Feb 24, 2024Updated 2 years ago
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆136Oct 2, 2025Updated 5 months ago
- This repository contains source code for past labs and projects involving FPGA and Verilog based designs☆119Oct 2, 2019Updated 6 years ago
- OpenSTA engine☆552Updated this week
- Generic Register Interface (contains various adapters)☆136Feb 24, 2026Updated last week
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆210Feb 21, 2026Updated last week
- Basic RISC-V Test SoC☆175Apr 7, 2019Updated 6 years ago
- Verilog digital signal processing components☆171Oct 30, 2022Updated 3 years ago
- My completed projects from "FPGA Prototyping by Verilog Examples" book by Pong P. Chu☆173Jul 28, 2021Updated 4 years ago
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆197Feb 3, 2026Updated last month
- IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)☆208Updated this week
- RISC-V Torture Test☆213Jul 11, 2024Updated last year
- SPI Slave for FPGA in Verilog and VHDL☆223May 11, 2024Updated last year
- A high-throughput parser for the Zig programming language.☆262Apr 16, 2025Updated 10 months ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆258Nov 6, 2024Updated last year
- Connect to and control grbl and grblHAL-based CNCs with ease☆310Updated this week
- Communication framework for RTL simulation and emulation.☆308Feb 4, 2026Updated 3 weeks ago
- A configurable RTL to bitstream FPGA toolchain☆56Jan 19, 2026Updated last month
- STM32 HAL-based library for ST7735 displays☆294Jul 9, 2023Updated 2 years ago
- Awesome ASIC design verification☆342Feb 9, 2022Updated 4 years ago
- The journey of designing an ASIC (application specific integrated circuit) is long and involves a number of major steps – moving from a c…☆476Jul 18, 2025Updated 7 months ago
- Hardware implementation of the SHA-256 cryptographic hash function☆370Dec 15, 2025Updated 2 months ago
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆424Feb 13, 2026Updated 2 weeks ago
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆488Updated this week
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,717Sep 15, 2025Updated 5 months ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆449Feb 23, 2026Updated last week
- PDK for GlobalFoundries' 180nm MCU bulk process technology (GF180MCU).☆469May 31, 2023Updated 2 years ago