xcore / tool_axe
An XCore Emulator
☆15Updated 6 years ago
Alternatives and similar repositories for tool_axe:
Users that are interested in tool_axe are comparing it to the libraries listed below
- A wishbone controlled PWM (audio) controller☆16Updated last year
- C++ REPL for bare-metal embedded devices☆25Updated 2 years ago
- Automatically exported from code.google.com/p/protothread☆21Updated 4 years ago
- FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)☆53Updated 3 years ago
- LEON2 SPARC CPU IP core LGPL by Gaisler Research☆18Updated 11 years ago
- YARI is a high performance open source FPGA soft-core RISC implementation, binary compatible with MIPS I. The distribution package includ…☆44Updated 2 months ago
- Portable Event Library☆17Updated 3 months ago
- Programmable multichannel ADPCM decoder for FPGA☆23Updated 4 years ago
- Video Effects on VGA☆14Updated 6 years ago
- ☆35Updated 4 months ago
- A Versa Board implementation using the AutoFPGA/ZipCPU infrastructure☆13Updated 5 years ago
- Wishbone controller for a MEMs microphone☆14Updated 4 years ago
- MDX — A BSD-style RTOS☆26Updated last week
- CMod-S6 SoC☆37Updated 7 years ago
- Open Processor Architecture☆26Updated 8 years ago
- GPL v3 Fat Filesystem Code☆39Updated 9 years ago
- PolyORB-HI/C runtime for Ocarina, supports POSIX, RTEMS, Xenomai, XtratuM RTOS☆13Updated 2 years ago
- J-core SOC for ice40 FPGA☆19Updated 5 years ago
- DyRACT Open Source Repository☆16Updated 8 years ago
- FPGA Development toolset☆20Updated 7 years ago
- ☆14Updated last year
- Minimal microprocessor☆20Updated 7 years ago
- Support for zScale on Spartan6 FPGAs☆16Updated 9 years ago
- 64-bit MISC Architecture CPU☆12Updated 8 years ago
- A bit-serial CPU☆18Updated 5 years ago
- BabbleSim base/common components. Any BabbleSim user will want some of these.☆13Updated this week
- serial com api☆38Updated 4 years ago
- Efficient implementations of the transcendental functions☆26Updated 8 years ago
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentaion (Reverse Engineered)☆32Updated 3 years ago
- 🔌 Compact JTAG ("cJTAG") to 4-wire JTAG (IEEE 1149.1) bridge.☆23Updated 3 years ago