xcore / tool_axe
An XCore Emulator
☆15Updated 6 years ago
Alternatives and similar repositories for tool_axe:
Users that are interested in tool_axe are comparing it to the libraries listed below
- FPGA Development toolset☆20Updated 7 years ago
- ☆36Updated 7 months ago
- Altera MAX V bitstream documentation -- CLEANUP PENDING☆19Updated 4 years ago
- Apex RTOS - A (somewhat) Linux compatible real time operating system☆31Updated 2 years ago
- YARI is a high performance open source FPGA soft-core RISC implementation, binary compatible with MIPS I. The distribution package includ…☆45Updated 4 months ago
- Example of Ada code running on the PicoRV32 RISC-V CPU for FPGA☆16Updated 6 years ago
- Experiments with self-synchronizing LFSR scramblers☆15Updated 4 years ago
- USB 1.1 Device IP Core☆21Updated 7 years ago
- LEON2 SPARC CPU IP core LGPL by Gaisler Research☆18Updated 12 years ago
- System on Chip toolkit for nMigen☆19Updated 4 years ago
- This is a stand-alone Verilog IDE derived from a QtCreator 3.6.1 subset featuring the VerilogCreator plugin☆20Updated 2 years ago
- Co-simulation and behavioural verification with VHDL, C/C++ and Python/m☆13Updated this week
- RISC-V instruction set CPUs in HardCaml☆15Updated 8 years ago
- GUI for SymbiYosys☆13Updated last year
- C++ REPL for bare-metal embedded devices☆25Updated 2 years ago
- Serial Interpreted Microcontroller Programming Language☆24Updated 4 years ago
- FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)☆53Updated 3 years ago
- Multi-threaded 32-bit embedded core family.☆24Updated 12 years ago
- Awesome projects using the Amaranth HDL☆13Updated 2 months ago
- Small footprint and configurable Inter-Chip communication cores☆57Updated this week
- Here is a bunch of util IPs☆10Updated 6 years ago
- A wishbone controlled PWM (audio) controller☆16Updated last year
- MDX — A BSD-style RTOS☆26Updated 3 weeks ago
- ZFP Hardware Implementation☆13Updated 2 years ago
- A Versa Board implementation using the AutoFPGA/ZipCPU infrastructure☆14Updated 5 years ago
- chipy hdl☆17Updated 7 years ago
- ☆10Updated 5 years ago
- Reusable Verilog 2005 components for FPGA designs☆42Updated 2 months ago
- UserspaceIO helper library☆31Updated last year
- CMod-S6 SoC☆40Updated 7 years ago