Hakim1625 / ck3-image-portrait-modelingView external linksLinks
Tool that generates a CK3 dna file from pictures.
☆25Jul 8, 2022Updated 3 years ago
Alternatives and similar repositories for ck3-image-portrait-modeling
Users that are interested in ck3-image-portrait-modeling are comparing it to the libraries listed below
Sorting:
- Old repository, will be a redirect soon☆11Dec 1, 2019Updated 6 years ago
- ☆16Jan 2, 2022Updated 4 years ago
- ☆15Apr 30, 2021Updated 4 years ago
- Backend to fetch data from Underpass☆14Jan 9, 2023Updated 3 years ago
- PROTON - A Python Framework for Physics-Based Electromigration Assessment on Contemporary VLSI Power Grids☆18Sep 10, 2024Updated last year
- Project 1.1 Simulate a Skywater 130nm standard cell using ngspice☆14Jul 18, 2025Updated 6 months ago
- ☆14May 12, 2025Updated 9 months ago
- RapidLayout: Fast Hard Block Placement of FPGA-Optimized Systolic Arrays using Evolutionary Algorithms☆18Nov 26, 2020Updated 5 years ago
- The fastest way to collect housenumbers for OpenStreetMap☆20May 16, 2021Updated 4 years ago
- ☆18Sep 19, 2021Updated 4 years ago
- A verilog parser☆19Apr 12, 2024Updated last year
- Tiny Tapeout project build tools + chip integration scripts☆30Updated this week
- This repository is an open-source version of SKY130 to help facilitate use of Cadence Design System tools for use with Skywater 130 Proce…☆29Jul 25, 2023Updated 2 years ago
- ☆33Aug 23, 2022Updated 3 years ago
- ☆26Nov 24, 2024Updated last year
- A Python type checker☆26Dec 15, 2025Updated 2 months ago
- A Java framework focused on rapid prototyping of new CAD algorithms for FPGA compilation.☆25Dec 17, 2019Updated 6 years ago
- This repository aims to capture the works done in 5-day workshop of Adavance Physical Design using OpenLANE/SkyWater130. The workshop hel…☆22Jul 5, 2021Updated 4 years ago
- Route planner and quality assurance for walking and cycling networks in OpenStreetMap.☆31Feb 9, 2026Updated last week
- ☆31Oct 12, 2023Updated 2 years ago
- Python audio coding classes - for dsp and sonification☆36Feb 4, 2026Updated last week
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 features☆32Jan 30, 2025Updated last year
- A Jupyter widget for midi controllers.☆32Aug 22, 2023Updated 2 years ago
- Lightweight Open Sound Control implementation for Python using asyncio☆39Mar 31, 2024Updated last year
- Github action to run pre-commit autoupdate☆35Aug 27, 2025Updated 5 months ago
- ☆46Sep 13, 2024Updated last year
- Mirror of tachyon-da cvc Verilog simulator☆48Jul 16, 2023Updated 2 years ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆57Jul 9, 2021Updated 4 years ago
- An automatic clock gating utility☆52Apr 15, 2025Updated 10 months ago
- This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024☆54Jan 19, 2025Updated last year
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆62Jun 14, 2025Updated 8 months ago
- Static Timing Analysis Full Course☆64Jan 14, 2023Updated 3 years ago
- ITC'99 benchmarks developed in the CAD Group at Politecnico di Torino☆67May 14, 2025Updated 9 months ago
- Framework Open EDA Gui☆73Dec 11, 2024Updated last year
- Hypergraph Partitioning: benchmarks, evaluators, best known solutions and codes☆77Jan 15, 2026Updated last month
- ☆68Jan 5, 2026Updated last month
- Plugins for Yosys developed as part of the F4PGA project.☆83May 14, 2024Updated last year
- The HW-CBMC and EBMC Model Checkers for Verilog☆102Updated this week
- ☆99Updated this week