CohenArthur / rust-gistre-workshopLinks
☆11Updated 4 years ago
Alternatives and similar repositories for rust-gistre-workshop
Users that are interested in rust-gistre-workshop are comparing it to the libraries listed below
Sorting:
- A Rust HAL for the ht32f5xxxx family of chips☆10Updated 3 years ago
- Language server based on ghdl☆102Updated 8 months ago
- Parallel Functional Testing framework, written in Rust☆11Updated 2 years ago
- Verilator Porcelain☆49Updated 2 years ago
- A hardware compiler based on LLHD and CIRCT☆265Updated 7 months ago
- The ISA specification for the ZiCondOps extension.☆19Updated last year
- Verilog AST☆21Updated 2 years ago
- Fearless hardware design☆194Updated 5 months ago
- A simple CLI pomodoro timer written in Rust.☆14Updated 2 years ago
- A simple digital waveform viewer with vi-like key bindings.☆143Updated 11 months ago
- materials available to the public☆30Updated 2 weeks ago
- Low Level Hardware Description — A foundation for building hardware design tools.☆426Updated 3 years ago
- A fast VHDL language server and analysis library written in Rust☆458Updated last week
- CacheFlow is a Linux kernel module that exposes the contents of the last-level cache on *most* ARM machines.☆17Updated last year
- ☆33Updated 2 years ago
- Major mode for RISC V assembly☆22Updated 3 years ago
- Documenting the Lattice ECP5 bit-stream format.☆442Updated 3 months ago
- soap - Structural Optimisation of Arithmetic Programs☆24Updated 9 years ago
- Description of a RISC-V architecture based on MIPS 3000☆13Updated 2 years ago
- KernelFaRer: Replacing Native-Code Idioms with High-Performance Library Calls☆12Updated 5 months ago
- Code generation tool to generate mathematical libraries☆58Updated 3 months ago
- An rv32i inspired ISA, SIMT GPU implementation in system-verilog.☆222Updated last year
- Basic VCD comparison tool, for Verilator testing☆22Updated 2 months ago
- Minimalist plugin manager for GDB and LLDB☆84Updated 5 years ago
- Rust on the Zynq UltraScale+ MPSoC☆42Updated 6 years ago
- FPGA 101 lessons/labs☆404Updated last year
- Minimax: a Compressed-First, Microcoded RISC-V CPU☆223Updated last year
- An HDL embedded in Rust.☆202Updated 2 years ago
- NixOS on Xilinx Zynq and ZynqMP☆47Updated 2 weeks ago
- A core language for rule-based hardware design 🦑☆171Updated 2 months ago