Alternatives and similar repositories for rust-gistre-workshop

Users that are interested in rust-gistre-workshop are comparing it to the libraries listed below

• CohenArthur / ftf
  Parallel Functional Testing framework, written in Rust
  ☆11Updated 2 years ago
• ht32-rs / ht32f5xxxx-hal
  A Rust HAL for the ht32f5xxxx family of chips
  ☆10Updated 2 years ago
• emacsmirror / rmsbolt
  A compiler output viewer
  ☆121Updated 7 months ago
• P3109 / Public
  materials available to the public
  ☆28Updated last week
• lovisXII / RiVer_SoC
  Description of a RISC-V architecture based on MIPS 3000
  ☆13Updated 2 years ago
• AdamNiederer / riscv-mode
  Major mode for RISC V assembly
  ☆22Updated 3 years ago
• doomemacs / ci
  (WIP) A Github action that sets up a Doom Emacs environment for CI/CD.
  ☆17Updated 2 years ago
• 3outeille / Yaae
  Yaae: Yet another autodiff engine (written in Numpy).
  ☆28Updated 2 years ago
• riscvarchive / riscv-zicond
  The ISA specification for the ZiCondOps extension.
  ☆19Updated last year
• djanderson / riscv-5stage-simulator
  A 5-stage pipelining RISC-V 32I simulator written in Rust.
  ☆19Updated 4 years ago
• psurply / dwfv
  A simple digital waveform viewer with vi-like key bindings.
  ☆143Updated 8 months ago
• emsec / arm-fault-simulator
  ☆33Updated 2 years ago
• SerialDev / evcxr-mode
  Minor Mode for rust Repl interaction
  ☆19Updated 2 years ago
• SanderJSA / Pomodoro
  A simple CLI pomodoro timer written in Rust.
  ☆14Updated 2 years ago
• chuangzhu / nixos-xlnx
  NixOS on Xilinx Zynq and ZynqMP
  ☆42Updated last month
• nbdd0121 / r2vm
  Rust RISC-V Virtual Machine
  ☆110Updated 3 months ago
• cucapra / filament
  Fearless hardware design
  ☆183Updated 3 months ago
• djg / verilated-rs
  Verilator Porcelain
  ☆49Updated 2 years ago
• diodesign / diosix
  A lightweight, secure, multiprocessor bare-metal hypervisor written in Rust for RISC-V
  ☆199Updated 10 months ago
• zhaofengli / nixos-riscv64
  NixOS on the HiFive Unmatched
  ☆99Updated 2 years ago
• twilco / riscv-from-scratch
  The code for the RISC-V from scratch blog post series.
  ☆94Updated 5 years ago
• maerhart / llhd
  A low-level intermediate representation for hardware description languages
  ☆28Updated 5 years ago
• povik / fold
  high abstraction synthesis
  ☆12Updated last year
• tomverbeure / gdbwave
  GDB server to debug CPU simulation waveform traces
  ☆43Updated 3 years ago
• alilee / rust-osdev-jumpstart
  Rust, cargo and QEMU setup for multi-architecture OS development.
  ☆41Updated 4 years ago
• brucehoult / rvv_example
  Simple demonstration of using the RISC-V Vector extension
  ☆49Updated last year
• weirdindiankid / cacheflow
  CacheFlow is a Linux kernel module that exposes the contents of the last-level cache on *most* ARM machines.
  ☆17Updated last year
• jinko-core / jinko
  Jinko is a small and safe interpreted language with fast Rust and C FFI
  ☆34Updated 11 months ago
• m-masterton / exwm-config
  A collection of dotfiles that code for my computational environment, built around emacs with exwm. Designed with FreeBSD and Arch Linux i…
  ☆12Updated 4 years ago
• ashwio / arm64-pgtable-tool
  Tool for automatically generating MMU and translation table setup code, whether to drag and drop into your own bare metal arm64 projects …
  ☆74Updated 3 years ago