Alternatives and similar repositories for aitrios-edge-device-core

Users that are interested in aitrios-edge-device-core are comparing it to the libraries listed below

• otamajakusi / riscv-step-by-step
  RISC-V kernel step-by-step implmenetation
  ☆12Updated 6 years ago
• nekomaru0510 / Violet
  ☆14Updated 4 months ago
• moizumi99 / m99_riscv_emulator
  Simple RISC-V emulator
  ☆16Updated 5 years ago
• ciniml / seccamp_2022_riscv_cpu
  セキュリティキャンプ 2022 Y4 RISC-V CPU自作ゼミ 講義資料
  ☆29Updated last year
• Taiki-azrs / RaspiGPGPU_guide
  「Raspberry Pi GPGPU入門」のリポジトリ
  ☆23Updated 4 years ago
• NextMicon / NextMiconIDE
  🛠️ Graphical IDE for NextMicon
  ☆28Updated last year
• renesas-rz / rzv_drp-ai_tvm
  Extension package of Apache TVM (Machine Learning Compiler) for Renesas DRP-AI accelerators powered by Edgecortix MERA(TM) Based Apache T…
  ☆53Updated last month
• dtc-work / Qumico
  ☆37Updated 2 years ago
• onikiri / onikiri2
  ☆39Updated last year
• ryuz / BinaryBrain
  Binary Neural Network Framework for FPGA(Differentiable LUT)
  ☆164Updated 3 months ago
• i4kimura / chisel-minicpu
  ☆14Updated 6 years ago
• chisel-jp / chisel-book
  Digital Design with Chisel
  ☆10Updated 3 years ago
• ciniml / seccamp_riscv_cpu
  セキュリティ・キャンプ 2022-2024 RISC-V CPU自作ゼミ 資料置き場
  ☆38Updated 7 months ago
• caprese-project / caprese
  Caprese is a microkernel that protects resources with capability-based security.
  ☆18Updated last year
• vaj / riscv-os
  A tiny educational OS for RISC-V
  ☆26Updated last year
• nlsynth / karuta
  Karuta HLS Compiler: High level synthesis from prototype based object oriented script language to RTL (Verilog) aiming to be useful for F…
  ☆108Updated 3 years ago
• i4kimura / chip_architect
  Translation of http://chip-architect.com/news/2003_09_21_Detailed_Architecture_of_AMDs_64bit_Core.html
  ☆11Updated 6 years ago
• ciniml / fpga_samples
  FPGA samples
  ☆23Updated last month
• cerevo / MKZ4
  株式会社Cerevo 「MKZ4」向けのArduinoソースコード等を集約したリポジトリ
  ☆13Updated 3 years ago
• tenstorrent / tt-buda-benchmarks
  Repository for AI model benchmarking on TT-Buda
  ☆15Updated 8 months ago
• shibatchii / RISC-V
  RISC-V documentation transrate to Japanese.
  ☆73Updated 3 years ago
• shioyadan / advanced-computer-organization
  ☆178Updated last year
• panda5mt / KyogenRV
  The Simple 5-staged pipeline RISC-V written in chisel3 for intel FPGA.
  ☆45Updated 4 years ago
• iwatake2222 / DeviceDriverLesson
  組み込みLinuxデバイスドライバの実装方法
  ☆65Updated 7 years ago
• msyksphinz-self / swimmer_riscv
  Instruction set simulator for RISC-V
  ☆54Updated 5 years ago
• Alignof / hikami
  A lightweight Type-1 hypervisor for RISC-V H-extension, featuring RISC-V extension emulation. (on Milk-V Megrez)
  ☆54Updated last month
• ryuz / jelly
  Original FPGA platform
  ☆70Updated last week
• msyksphinz-self / support_ca_llvm_book
  ☆142Updated last year
• KyotoMicrocomputer / solid-rapi4
  SOLID for Raspberry Pi 4
  ☆36Updated last year
• VLSI-JP / VLSI-JP.github.io
  ☆27Updated 2 weeks ago