anitazha / team_psxLinks
18545 Repo
☆17Updated 7 years ago
Alternatives and similar repositories for team_psx
Users that are interested in team_psx are comparing it to the libraries listed below
Sorting:
- The PS-FPGA project (top level)☆24Updated 4 years ago
- Attempt to verilog Implementation of Playstation 1 (PSX) chips.☆108Updated 4 years ago
- SNES SPC music player for Tang Nano 20k☆20Updated 2 years ago
- FM sound source written in Verilog, fully compatible with YM2612, YM3438 (JT12), YM2203 (JT03) and YM2610 (JT10)☆126Updated 3 months ago
- Main_MiSTeX binary☆30Updated last year
- A Simple FPGA Implementation of the Nintendo Entertainment System☆32Updated 6 years ago
- Reverse-engineering of SEGA chips☆53Updated this week
- ☆16Updated 6 months ago
- ☆16Updated 3 years ago
- Series of tools for die shot reverse-engineering☆17Updated last year
- SNES FPGA Emulator☆92Updated 6 years ago
- Simulation only cartridge NeoGeo hardware definition☆90Updated 3 years ago
- PSX on FPGA☆58Updated 9 years ago
- Gate array reverse engineering☆25Updated 3 months ago
- Renesas SH Instruction Set Summary☆37Updated 3 years ago
- Segher Boessenkool's u'nSP disassembler and emulator☆30Updated 7 years ago
- FPGA implementation of CHIP-8 using VHDL.☆24Updated 6 years ago
- PC-Engine / Turbografx-16 clone running on an Altera DE1 board.☆39Updated 11 years ago
- SEGA Genesis/Megadrive core, running on a Altera/Terasic DE1 board.☆62Updated 5 years ago
- Website documenting a hardware project from the 1990s.☆76Updated 2 years ago
- FPGA 80186 IBM PC compatible system for Altera Cyclone IV (EP4CE15F23/EP4CE55F23)☆23Updated 3 years ago
- helpers for qemu irix/solaris userland emulation☆16Updated 3 years ago
- A simple 6502 system built on a Lattice Ultra Plus 5k FPGA☆12Updated 6 years ago
- Template with latest framework for MiSTer☆87Updated 3 weeks ago
- sn76489an compatible Verilog core, with emphasis on FPGA implementation and Megadrive/Master System compatibility☆31Updated 6 months ago
- The reverse-engineered AY-3-8910 chip. Transistor-level schematics, verilog model and a testbench with tools, that can render register du…☆100Updated 5 years ago
- A pipelined 80286-class FPGA softcore CPU☆18Updated 3 weeks ago
- FPGA board support and core ports for MiSTeX☆52Updated 7 months ago
- ☆28Updated 9 years ago
- Versatile tool to untangle wires. Made by chip researchers - for chip researchers. This means that the utility is wildly custom and incom…☆54Updated 4 months ago