qwhxm / 1.5-column-cv

Related projects ⓘ

Alternatives and complementary repositories for 1.5-column-cv

• VHDL / news
  VHDL related news.
  ☆24Updated this week
• benjmarshall / hlsclt
  A Vivado HLS Command Line Helper Tool
  ☆36Updated 3 years ago
• Mluckydwyer / hw-ci
  Hardware CD/CI and Development Containers 🚢
  ☆10Updated 2 years ago
• Schweitzer-Engineering-Laboratories / fixedpoint
  Fixed point arithmetic python package
  ☆36Updated 10 months ago
• CESNET / sphinx-vhdl
  ☆21Updated 3 months ago
• eine / hwd-ide
  ☆19Updated 4 years ago
• nobodywasishere / VHDLproc
  VHDLproc is a VHDL preprocessor
  ☆24Updated 2 years ago
• wzab / agwb
  Support for automatic address map generation and address decoding logic for Wishbone connected hierachical systems
  ☆12Updated 10 months ago
• hdl / symbolator
  Generate symbols from HDL components/modules
  ☆20Updated last year
• alemuller / tree-sitter-vhdl
  VHDL grammar for tree-sitter
  ☆30Updated 10 months ago
• LarsAsplund / github-facts
  GitHub-based statistics highlighting interesting facts about the HDL industry
  ☆12Updated last year
• rggen / rggen-vhdl
  VHDL plugin for RgGen
  ☆11Updated 5 months ago
• VUnit / tdd-intro
  Example of Test Driven Design with VUnit
  ☆14Updated 2 years ago
• ernstblecha / vcd2tikztiming
  converts ValueChangeDump-Files (vcd) to tikz-timing-diagrams
  ☆16Updated 2 years ago
• hdl / constraints
  Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards
  ☆42Updated this week
• codenotes / ros_cygwin
  Cygwin port of ROS
  ☆12Updated 7 years ago
• smlgit / fpbinary
  Fixed point package for Python.
  ☆34Updated last year
• NJDFan / register-maps
  Use XML files to describe register maps; auto-generate C, VHDL, Python, and HTML.
  ☆12Updated 2 years ago
• cirosantilli / vcdvcd
  Python Verilog value change dump (VCD) parser library + the nifty vcdcat VCD command line pretty printer.
  ☆56Updated 3 months ago
• VUnit / cosim
  Interfacing VHDL and foreign languages with VUnit
  ☆14Updated 4 years ago
• TerosTechnology / teroshdl-documenter-demo
  This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…
  ☆10Updated 2 years ago
• Tosainu / ultra96-fractal
  Hardware accelerated Julia set explorer running on Ultra96
  ☆13Updated 3 months ago
• SymbiFlow / sphinxcontrib-hdl-diagrams
  Sphinx Extension which generates various types of diagrams from Verilog code.
  ☆54Updated last year
• edaa-org / pyEDAA.Reports
  Proposal to define an XML-based logging format for outputs from EDA tools and logging libraries.
  ☆14Updated this week
• VHDL / Compliance-Tests
  Tests to evaluate the support of VHDL 2008 and VHDL 2019 features
  ☆28Updated this week
• hgomersall / Ovenbird
  A tool for merging the MyHDL workflow with Vivado
  ☆19Updated 4 years ago
• martinjthompson / libv
  Useful set of library functions for VHDL
  ☆47Updated 10 years ago
• Digilent / Petalinux-Zybo-Z7-20
  ☆52Updated 2 years ago
• TheClams / SmartVHDL
  SublimeText Plugin for VHDL (highlight, autocompletion, navigation, ...)
  ☆11Updated 4 months ago