pdp7 / talks
Slides and documentation from talks/demos/meetups
☆49Updated 4 years ago
Related projects ⓘ
Alternatives and complementary repositories for talks
- Desktop application for programming TinyFPGA boards☆61Updated 4 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆36Updated last year
- Bootloader for Fomu☆100Updated last year
- understanding the tinyfpga bootloader☆24Updated 6 years ago
- VexRiscv-SMP integration test with LiteX.☆24Updated 4 years ago
- Lattice iCE40 FPGA experiments - Work in progress☆103Updated 3 years ago
- FPGA ULX2/3 JTAG programmer☆39Updated 2 years ago
- IP submodules, formatted for easier CI integration☆28Updated 11 months ago
- This repository contains small example designs that can be used with the open source icestorm flow.☆140Updated 3 years ago
- FPGA USB stack written in LiteX☆125Updated 2 years ago
- Low-cost ECP5 FPGA development board☆76Updated 4 years ago
- Programmer for the Lattice ECP5 series, making use of FTDI based adaptors☆84Updated 2 weeks ago
- ice40 USB Analyzer☆57Updated 4 years ago
- A simple script to build open-source FPGA tools.☆53Updated 2 years ago
- RISC-V CPU for OpenFPGAs, in Icestudio☆88Updated 5 months ago
- A simple GPU on a TinyFPGA BX☆82Updated 6 years ago
- ☆63Updated 4 years ago
- SoC based on SERV, Olof Kindgren's bit-serial RISC-V processor. Provides Execute in Place (XiP) from Flash.☆29Updated 4 years ago
- micropython ESP32 programmer/flasher for ECP5 JTAG☆66Updated last year
- Block probes for Icestudio => Sigrok integration (with Pulseview GUI)☆32Updated 4 months ago
- Fork of OpenVeriFla - FPGA debugging logic analyzer to use with your designs - examples (so far) for ice40/IceStorm☆32Updated 6 years ago
- Freecores website☆19Updated 7 years ago
- Example litex Risc-V SOC and some example code projects in multiple languages.☆66Updated last year
- Small footprint and configurable embedded FPGA logic analyzer☆170Updated last month
- Icestudio collection for standard Input-Output in different devices☆14Updated 4 months ago
- ☆25Updated 6 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆60Updated 3 weeks ago
- open-source logic analyzer for FPGAs☆96Updated 6 years ago
- USB Full-Speed core written in migen/LiteX☆41Updated 5 years ago
- CMod-S6 SoC☆36Updated 6 years ago