HrRossi / RedPitaya
Red Pitaya Ecosystem and Applications
☆15Updated 8 years ago
Alternatives and similar repositories for RedPitaya:
Users that are interested in RedPitaya are comparing it to the libraries listed below
- SDK for FPGA / Linux Instruments☆100Updated 2 months ago
- RFSoC Spectrum Analyser Module on PYNQ.☆70Updated 7 months ago
- This is a guide for bringing up custom ZYNQ boards. It covers test sequence, test method, common error situations and code and project th…☆66Updated 7 years ago
- Altium Designer libraries for ANSI/VITA 57 FPGA Mezzanine Card (FMC) Standard☆42Updated 3 years ago
- JESD204B core for Migen/MiSoC☆36Updated 3 years ago
- migen + misoc + redpitaya = digital servo☆36Updated 6 years ago
- QSPI flash support for Xilinx's Zynq devices☆16Updated 4 years ago
- Transform the Red Pitaya in an acquisition card☆28Updated 3 years ago
- Simple C snippet to transfer DMA memory with scatter/gather on a Zynq 7020☆54Updated 7 years ago
- A FPGA accelerated SDR receiver using PYNQ-Z2 board and RTL-SDR☆20Updated 5 years ago
- Repository for FPGA projects☆45Updated 4 months ago
- OscillatorIMP ecosystem for the digital characterization of ultrastable oscillators and Software Defined Radio (SDR) frontend processing☆52Updated 3 weeks ago
- AD9361 based USB3 SDR☆101Updated 7 years ago
- ☆30Updated 4 years ago
- ☆11Updated 11 months ago
- Python productivity for RFSoC platforms☆62Updated 8 months ago
- pynq framework for antsdr☆34Updated 8 months ago
- Small footprint and configurable JESD204B core☆41Updated last month
- Extensible FPGA control platform☆57Updated last year
- Open Source ZYNQ Board☆31Updated 9 years ago
- PYNQ example of using the RFSoC as a QPSK transceiver.☆97Updated last year
- JESD204b modules in VHDL☆29Updated 5 years ago
- Prototype phase noise analyzer☆19Updated 4 years ago
- HDL code for a complex multiplier with AXI stream interface☆16Updated 2 years ago
- An Amateur Radio Transceiver IC (2.4 / 5 / 10 GHz)☆71Updated 3 years ago
- DMA source and sink blocks for Xilinx Zynq FPGAs☆22Updated 4 years ago
- AMC module with Xilinx RF-SoC and two analog front-end mezzanines for SDR and quantum applications☆38Updated 2 years ago
- FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.☆53Updated last year
- Notes on the Eclypse Z7 development board☆12Updated 2 months ago