Alternatives and similar repositories for RedPitaya

Users that are interested in RedPitaya are comparing it to the libraries listed below

• Koheron / koheron-sdk
  SDK for FPGA / Linux Instruments
  ☆101Updated last month
• m-labs / jesd204b
  JESD204B core for Migen/MiSoC
  ☆36Updated 4 years ago
• imrickysu / ZYNQ-Custom-Board-Bring-Up-Guide
  This is a guide for bringing up custom ZYNQ boards. It covers test sequence, test method, common error situations and code and project th…
  ☆68Updated 7 years ago
• oscimp / oscimpDigital
  OscillatorIMP ecosystem for the digital characterization of ultrastable oscillators and Software Defined Radio (SDR) frontend processing
  ☆54Updated last month
• dspsandbox / Pynq-Redpitaya-125
  ☆19Updated last month
• alex123go / RedPitaya_Acquisition
  Transform the Red Pitaya in an acquisition card
  ☆30Updated 3 years ago
• Xilinx / RFNoC-HLS-ATSC-RX
  ☆27Updated 7 years ago
• marsiau / PYNQ-RTL-SDR
  A FPGA accelerated SDR receiver using PYNQ-Z2 board and RTL-SDR
  ☆20Updated 5 years ago
• quartiq / redpid
  migen + misoc + redpitaya = digital servo
  ☆39Updated 6 years ago
• FMCHUB / Lib_Altium
  Altium Designer libraries for ANSI/VITA 57 FPGA Mezzanine Card (FMC) Standard
  ☆43Updated 3 years ago
• lvillasen / RedPitaya-Hello-World-FPGA
  Simple projects for the RedPitaya board that illustrate the use of standard IPs from Vivado in combination with modules written in Verilo…
  ☆11Updated 4 months ago
• strath-sdr / rfsoc_sam
  RFSoC Spectrum Analyser Module on PYNQ.
  ☆77Updated 10 months ago
• Xilinx / RFSoC-PYNQ
  Python productivity for RFSoC platforms
  ☆68Updated 11 months ago
• BerkeleyLab / Bedrock
  LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled
  ☆57Updated this week
• ipbus / ipbus-firmware
  Firmware that implements a reliable high-performance control link for particle physics electronics, based on the IPbus protocol
  ☆42Updated 5 months ago
• MicroPhase / antsdr-pynq
  pynq framework for antsdr
  ☆34Updated 11 months ago
• enjoy-digital / litejesd204b
  Small footprint and configurable JESD204B core
  ☆42Updated 3 weeks ago
• fcayci / vhdl-axis-uart
  UART to AXI Stream interface written in VHDL
  ☆16Updated 2 years ago
• catkira / CIC
  HDL code for a complex multiplier with AXI stream interface
  ☆16Updated 2 years ago
• EttusResearch / rfnoc-pfb-channelizer
  RFNoC out-of-tree module for a channelizer
  ☆16Updated 7 years ago
• AnttiLukats / HackaZynq
  Open Source ZYNQ Board
  ☆31Updated 9 years ago
• strath-sdr / rfsoc_frequency_planner
  An RFSoC Frequency Planner developed using Python.
  ☆27Updated last year
• sinara-hw / RFSOC-AMC
  AMC module with Xilinx RF-SoC and two analog front-end mezzanines for SDR and quantum applications
  ☆39Updated 2 years ago
• dspsandbox / FPGA-Notes-for-Scientists
  ☆36Updated 2 weeks ago
• strath-sdr / rfsoc_qsfp_offload
  RFSoC QSFP Data Offload Design with GNU Radio
  ☆18Updated 5 months ago
• laurencebarker / Saturn
  Saturn SDR Radio: Xilinx FPGA and Raspberry Pi 4 CM
  ☆41Updated 2 weeks ago
• loxodes / tdr
  Prototype time domain reflectometer/sampling oscilloscope
  ☆51Updated 6 years ago
• strath-sdr / rfsoc_qpsk
  PYNQ example of using the RFSoC as a QPSK transceiver.
  ☆100Updated last year
• PyHDI / zynq-linux
  How to configure Debian Linux environment for Xilinx Zynq.
  ☆31Updated 8 years ago
• Digilent / Zedboard-DMA
  ☆13Updated 5 years ago