Alternatives and similar repositories for RedPitaya

Users that are interested in RedPitaya are comparing it to the libraries listed below

• Koheron / koheron-sdk
  SDK for FPGA / Linux Instruments
  ☆107Updated last month
• quartiq / bscan_spi_bitstreams
  FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.
  ☆57Updated 2 years ago
• FMCHUB / Lib_Altium
  Altium Designer libraries for ANSI/VITA 57 FPGA Mezzanine Card (FMC) Standard
  ☆45Updated 4 years ago
• hukenovs / intfftk
  Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source la…
  ☆86Updated 2 years ago
• loxodes / tdr
  Prototype time domain reflectometer/sampling oscilloscope
  ☆53Updated 6 years ago
• quartiq / redpid
  migen + misoc + redpitaya = digital servo
  ☆41Updated 6 years ago
• pavel-demin / eclypse-z7-notes
  Notes on the Eclypse Z7 development board
  ☆16Updated 2 months ago
• daveshah1 / RFToolSDR
  AD9361 based USB3 SDR
  ☆119Updated 8 years ago
• owocomm-0 / fpga-fft
  A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm
  ☆126Updated 4 years ago
• xaxaxa-dev / vna
  a simple and cheap vector network analyzer, including support software
  ☆161Updated 5 years ago
• imrickysu / ZYNQ-Custom-Board-Bring-Up-Guide
  This is a guide for bringing up custom ZYNQ boards. It covers test sequence, test method, common error situations and code and project th…
  ☆72Updated 8 years ago
• loxodes / phasenoise
  Prototype phase noise analyzer
  ☆21Updated 5 years ago
• m-labs / jesd204b
  JESD204B core for Migen/MiSoC
  ☆35Updated 4 years ago
• capn-freako / PyBERT
  Serial communication link bit error rate tester simulator, written in Python.
  ☆120Updated last week
• enjoy-digital / litejesd204b
  Small footprint and configurable JESD204B core
  ☆50Updated 2 months ago
• lvillasen / RedPitaya-Hello-World-FPGA
  Simple projects for the RedPitaya board that illustrate the use of standard IPs from Vivado in combination with modules written in Verilo…
  ☆16Updated 4 months ago
• enjoy-digital / daisho
  Test of the USB3 IP Core from Daisho on a Xilinx device
  ☆100Updated 6 years ago
• yrrapt / amsat_txrx_ic
  An Amateur Radio Transceiver IC (2.4 / 5 / 10 GHz)
  ☆73Updated 4 years ago
• oscimp / oscimpDigital
  OscillatorIMP ecosystem for the digital characterization of ultrastable oscillators and Software Defined Radio (SDR) frontend processing
  ☆58Updated 3 weeks ago
• strath-sdr / rfsoc_sam
  RFSoC Spectrum Analyser Module on PYNQ.
  ☆89Updated last year
• ZipCPU / sdr
  A basic Soft(Gate)ware Defined Radio architecture
  ☆100Updated last year
• cyrozap / python-bsdl-parser
  A Grako-based parser for IEEE 1149.1 Boundary-Scan Description Language (BSDL) files
  ☆26Updated 4 months ago
• alexforencich / xfcp
  Extensible FPGA control platform
  ☆61Updated 2 years ago
• myriadrf / LimeSDR-USB_GW
  Altera Cyclone IV FPGA project for the USB 3.0 LimeSDR board
  ☆108Updated 4 years ago
• EttusResearch / rfnoc-pfb-channelizer
  RFNoC out-of-tree module for a channelizer
  ☆16Updated 7 years ago
• BerkeleyLab / XVC-FTDI-JTAG
  Xilinx virtual cable server for generic FTDI 4232H.
  ☆59Updated last year
• KeitetsuWorks / EBAZ4205
  Vivado and PetaLinux projects for Zynq EBAZ4205 Board
  ☆87Updated 4 years ago
• tomverbeure / bscan_tools
  Various JTAG boundary scan tools
  ☆36Updated 5 years ago
• ZipCPU / wbscope
  A wishbone controlled scope for FPGA's
  ☆85Updated last year
• derekmulcahy / xvcpi
  Xilinx Virtual Cable Server for Raspberry Pi
  ☆123Updated 3 years ago