HrRossi / RedPitayaLinks
Red Pitaya Ecosystem and Applications
☆15Updated 9 years ago
Alternatives and similar repositories for RedPitaya
Users that are interested in RedPitaya are comparing it to the libraries listed below
Sorting:
- SDK for FPGA / Linux Instruments☆104Updated this week
- Simple projects for the RedPitaya board that illustrate the use of standard IPs from Vivado in combination with modules written in Verilo…☆16Updated 2 months ago
- Altium Designer libraries for ANSI/VITA 57 FPGA Mezzanine Card (FMC) Standard☆44Updated 3 years ago
- This is a guide for bringing up custom ZYNQ boards. It covers test sequence, test method, common error situations and code and project th…☆69Updated 8 years ago
- Prototype phase noise analyzer☆20Updated 4 years ago
- migen + misoc + redpitaya = digital servo☆41Updated 6 years ago
- A FPGA accelerated SDR receiver using PYNQ-Z2 board and RTL-SDR☆22Updated 6 years ago
- Transform the Red Pitaya in an acquisition card☆34Updated 4 years ago
- Altera Cyclone IV FPGA project for the USB 3.0 LimeSDR board☆105Updated 4 years ago
- a simple and cheap vector network analyzer, including support software☆161Updated 5 years ago
- Prototype time domain reflectometer/sampling oscilloscope☆52Updated 6 years ago
- ☆19Updated 6 months ago
- AMC module with Xilinx RF-SoC and two analog front-end mezzanines for SDR and quantum applications☆41Updated 3 years ago
- Notes on the Eclypse Z7 development board☆14Updated this week
- ☆28Updated 6 years ago
- Open Source ZYNQ Board☆31Updated 10 years ago
- Serial communication link bit error rate tester simulator, written in Python.☆114Updated last week
- Patch Antenna Design - Simulation Web tool and Theory Collection☆33Updated 10 months ago
- An Amateur Radio Transceiver IC (2.4 / 5 / 10 GHz)☆71Updated 4 years ago
- RFSoC Spectrum Analyser Module on PYNQ.☆87Updated last year
- Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source la…☆87Updated 2 years ago
- Saturn SDR Radio: Xilinx FPGA and Raspberry Pi 4 CM☆46Updated 3 weeks ago
- ☆64Updated last month
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆121Updated 4 years ago
- openEMS High-level layer☆19Updated 7 months ago
- FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.☆56Updated 2 years ago
- A Python wrapper to the OpenEMS FDTD solver with Kicad footprint generation☆86Updated last year
- OscillatorIMP ecosystem for the digital characterization of ultrastable oscillators and Software Defined Radio (SDR) frontend processing☆58Updated 3 weeks ago
- Python productivity for RFSoC platforms☆83Updated 3 weeks ago
- AD9361 based USB3 SDR☆117Updated 8 years ago