Python pipeline for converting textured 3D assets into Snapmaker U1-compatible multicolor 3MF files with palette mapping, virtual mixes, and a Streamlit UI.
☆15Mar 28, 2026Updated 4 months ago
Alternatives and similar repositories for spectrum3mf
Users that are interested in spectrum3mf are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RISC-V Configuration Structure☆41Oct 30, 2024Updated last year
- MATLAB/Octave generator of Hamming ECC coding. Output format is Verilog HDL.☆12Dec 27, 2022Updated 3 years ago
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 6 years ago
- ☆15Jul 28, 2026Updated last week
- A hand-written recursive decent Verilog parser.☆10Jun 28, 2026Updated last month
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- (WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog☆12Sep 9, 2021Updated 4 years ago
- A Mill plugin that generates and SCIP index for your build.☆11Aug 26, 2025Updated 11 months ago
- ☆13Feb 13, 2021Updated 5 years ago
- A DSL for Linear Temporal Logic + Interface with Z3 for solving☆11Mar 12, 2015Updated 11 years ago
- Models of finite automata (DFA, NFA) with support of common operations and easily readable creation of objects☆14Feb 4, 2019Updated 7 years ago
- Run wavedrom in typst☆20Apr 9, 2025Updated last year
- MIDAS Public Release☆11Nov 27, 2018Updated 7 years ago
- Migrated to Codeberg☆18Mar 20, 2022Updated 4 years ago
- ☆12May 20, 2021Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A standalone parser for BSV (Bluespec SystemVerilog) written in Go☆14Dec 20, 2016Updated 9 years ago
- Cryptography accelerator core (for AES128/AES256 and SHA256) designed in Chisel3, primarily targeting ASIC platforms.☆11Jan 11, 2021Updated 5 years ago
- Simple MIDAS Examples☆12Nov 25, 2018Updated 7 years ago
- MiMa Plugin for Mill☆17Jun 18, 2026Updated last month
- Using e-graphs to synthesize netlists from boolean logic.☆14Jul 26, 2023Updated 3 years ago
- ☆17Apr 3, 2022Updated 4 years ago
- Wolfram Alpha shell☆15Dec 27, 2015Updated 10 years ago
- Chisel3 AXI4-{Lite, Full, Stream} Definitions☆15Dec 31, 2018Updated 7 years ago
- Miscellaneous scripts and other tools for E-mount reverse engineering - to be used with my libsigrokdecode repository☆13Jul 6, 2019Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- FPGA config visualized. demo:☆20Mar 17, 2020Updated 6 years ago
- Provides dot visualizations of chisel/firrtl circuites☆13Mar 12, 2019Updated 7 years ago
- Miscellaneous components for bluespec☆11Nov 18, 2024Updated last year
- Lightweight re-packaging of AsyncQueue library from rocket-chip☆19Jun 23, 2023Updated 3 years ago
- Forward error correction library in C++☆14Jan 14, 2020Updated 6 years ago
- Wrapper for ETH Ariane Core☆21Sep 2, 2025Updated 11 months ago
- A Mill plugin to help making publishing to Sonatype from GitHub Actions easier.☆16Apr 18, 2025Updated last year
- iOS application for jailbroken users to manage the root certificates installed on the device.☆18Nov 7, 2018Updated 7 years ago
- A stream to RTL compiler based on MLIR and CIRCT☆16Nov 15, 2022Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- SimCommand is a library for writing high-performance RTL testbenches with simulation threads in Scala using chiseltest.☆15Aug 30, 2023Updated 2 years ago
- BFM Tester for Chisel HDL☆14Nov 27, 2021Updated 4 years ago
- ☆14Jul 25, 2018Updated 8 years ago
- Arbitrary Cell Generator enables parametrized grid-free circuit layout creation☆17Jun 1, 2020Updated 6 years ago
- GitHub Action to set up mill☆19Jul 11, 2023Updated 3 years ago
- ☆20Mar 1, 2021Updated 5 years ago
- ☆20Mar 3, 2026Updated 5 months ago