khokm / my-latex-templateView external linksLinks
Шаблон LaTeX для академических работ по ГОСТ 7.32-2017
☆14Nov 22, 2020Updated 5 years ago
Alternatives and similar repositories for my-latex-template
Users that are interested in my-latex-template are comparing it to the libraries listed below
Sorting:
- Лабораторные работы по ЦОС (python)☆10Apr 28, 2025Updated 9 months ago
- Library to access /proc/device-tree from userspace in an embedded Linux. Under GNU GPL license.☆13Apr 9, 2018Updated 7 years ago
- A mini development environment for developing and troubleshooting the Cypress PSoC Digital Filter Block☆11Mar 23, 2020Updated 5 years ago
- Terminal for working with COM-ports supporting Modbus protocol (Windows OS)☆12Feb 16, 2022Updated 4 years ago
- A tool for modeling FSMs by VHDL or Verilog☆11Feb 9, 2026Updated last week
- A Xtext based SystemRDL editor with syntax highlighting and context sensitive help☆12Feb 9, 2024Updated 2 years ago
- SystemVerilog RTL and UVM RAL model generators for RgGen☆16Jan 7, 2026Updated last month
- ☆13May 18, 2024Updated last year
- HoMM3 Damage Calculator☆13Jan 7, 2023Updated 3 years ago
- A simple logging framework for Matlab, built on top of SLF4J and Log4j☆11Mar 16, 2023Updated 2 years ago
- Basic Simulink Blocks for modeling CDRs and PLLs☆15Apr 25, 2020Updated 5 years ago
- 🇯 JSON encoder and decoder in pure SystemVerilog☆13Jul 7, 2024Updated last year
- GNURadio implementation of the lazy Viterbi algorithm☆13May 8, 2020Updated 5 years ago
- Репозиторий факультатива по функциональной верификации НИУ МИЭТ☆16Aug 24, 2024Updated last year
- Skoltech, Term1 Fall course☆12Oct 1, 2021Updated 4 years ago
- This asset allows you to set custom icons for any folder in unity project browser.☆14Dec 2, 2020Updated 5 years ago
- ☆15Feb 5, 2026Updated last week
- Формирование спецификации, перечня элементов и ведомости покупных изделий по ЕСКД из Altium и KiCad☆12Jun 18, 2025Updated 7 months ago
- SystemVerilog package for reading, manipulating, and writing JSON-formatted data☆12Feb 19, 2022Updated 3 years ago
- ☆15Apr 1, 2025Updated 10 months ago
- This repository provides a Linux kernel driver for AXI UART Lite accessed via PCIe XDMA. It enables efficient DMA-based UART communicatio…☆16May 2, 2025Updated 9 months ago
- Project and presentation for SpaceX Application☆14Jul 21, 2017Updated 8 years ago
- Common SystemVerilog RTL modules for RgGen☆16Feb 5, 2026Updated last week
- Binary Coded Decimal. Research project for use with SQL_NUMERIC_STRUCT datatype☆13May 4, 2025Updated 9 months ago
- LiteX-based gateware for LimeSDR boards.☆18Updated this week
- Processing System Makefiles☆16Apr 10, 2025Updated 10 months ago
- Simple pin assignment generator for IC case☆19Feb 14, 2017Updated 9 years ago
- An open-source Verilog implementation of Serial Peripheral Interface protocol with simulation support for efficient data exchange.☆14Dec 26, 2023Updated 2 years ago
- command line tool for frequent amaranth HDL tasks (generate sources, show design)☆17Dec 27, 2021Updated 4 years ago
- licenseMonitor is used to check instant EDA license information.☆28Aug 11, 2025Updated 6 months ago
- Android app for gerber viewing☆18Jul 23, 2022Updated 3 years ago
- Configurable and extensible logging for MATLAB applications☆18Aug 26, 2025Updated 5 months ago
- This repo has the specification of MIPI interface☆18Mar 3, 2025Updated 11 months ago
- Advanced and fast log explorer with support to JSON files and columns☆19Jan 11, 2026Updated last month
- Synchronous Slave FIFO Interface between Xilinx Spartan 3E and Cypress FX3☆15Mar 11, 2015Updated 10 years ago
- ☆18Sep 20, 2025Updated 4 months ago
- ☆15Oct 10, 2022Updated 3 years ago
- SystemVerilog Logger☆19Sep 30, 2025Updated 4 months ago
- Implementation of C++26 §29.10 Data-parallel types for GCC☆20Updated this week