Alternatives and similar repositories for AZPRcpu:

Users that are interested in AZPRcpu are comparing it to the libraries listed below

• OSCPU / ysyx
  一生一芯的信息发布和内容网站
  ☆128Updated last year
• redlightASl / Notes
  ☆68Updated last month
• OSCPU / NutShell-doc
  ☆120Updated 2 years ago
• xiaowuzxc / SparrowRV
  An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.
  ☆57Updated 2 years ago
• MaxXSoft / Fuxi
  Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.
  ☆168Updated 3 years ago
• LoveLonelyTime / Bergamot
  An exquisite superscalar RV32GC processor.
  ☆149Updated last month
• OSCPU / ysyx-workbench
  ☆133Updated 5 months ago
• OSCPU / ysyxSoC
  ☆79Updated last week
• arch-simulator-sig / advanced-computer-architecture
  体系结构研讨 + ysyx高阶大纲 (WIP
  ☆139Updated 4 months ago
• microdynamics-cpu / tree-core-ide
  The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…
  ☆102Updated 2 years ago
• OSCPU / yosys-sta
  ☆53Updated last month
• Yawei-Ding / ysyx_riscv64_cpu
  ☆57Updated last year
• OSCPU-Zhoushan / Zhoushan
  Open Source Chip Project by University (OSCPU) - Zhoushan Core
  ☆49Updated 2 years ago
• ISRC-CAS / riscv-isa-manual-cn
  ☆133Updated last year
• lmxyy / Computer-Architecture-Task-2
  Riscv32 CPU Project
  ☆84Updated 7 years ago
• CherrySprings / CherrySprings
  ☆17Updated last year
• ysyx-ta / ysyx-summer-readings
  ☆61Updated 6 months ago
• xiaoan109 / ysyx-workbench
  一生一芯CPU/目前做到cache/后续主要考虑ASIC DV
  ☆15Updated last month
• USTC-System-Courses / CECS-Lab
  ☆31Updated last year
• whik / e200_opensource
  The Ultra-Low Power RISC Core
  ☆47Updated 5 years ago
• TYOD-SOC / RISCV-Accelerator
  ☆36Updated 6 years ago
• renyangang / riscv-mcu
  This project utilizes the Digital circuit simulation software,to build a CPU that supports a simple instruction set and simple peripheral…
  ☆43Updated 2 months ago
• luzhixing12345 / archlab
  NUDT 高级体系结构实验
  ☆31Updated 5 months ago
• lizhirui / DreamCore
  ☆63Updated 2 years ago
• shawn110285 / Cookabarra
  a training-target implementation of rv32im, designed to be simple and easy to understand
  ☆56Updated 3 years ago
• OSCPU / ysyx-exam
  ☆20Updated last year
• runninglinuxkernel / riscv_programming_practice
  ☆193Updated last year
• gzzyyxh / Quafu
  A small SoC with a pipeline 32-bit RISC-V CPU.
  ☆62Updated 2 years ago
• sycuricon / starship
  Run rocket-chip on FPGA
  ☆64Updated 3 months ago
• plctlab / writing-your-first-riscv-simulator
  《从零开始的RISC-V模拟器开发》配套的PPT和教学资料
  ☆207Updated 3 years ago