jianzhang96 / AZPRcpu
AZPR cpu.《CPU自制入门》附录的Verilog代码,其中的日文注释翻译成了中文。
☆35Updated 4 years ago
Related projects: ⓘ
- Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.☆158Updated 3 years ago
- An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.☆51Updated last year
- 一生一芯的信息发布和内容网站☆119Updated 10 months ago
- ☆40Updated 2 months ago
- ☆26Updated 11 months ago
- A small SoC with a pipeline 32-bit RISC-V CPU.☆60Updated 2 years ago
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆98Updated 2 years ago
- 体系结构研讨 + ysyx高阶大纲 (WIP☆95Updated 2 months ago
- An exquisite superscalar RV32GC processor.☆133Updated 4 months ago
- ☆108Updated 3 weeks ago
- ☆75Updated last week
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆47Updated 2 years ago
- ☆55Updated last month
- ☆54Updated last month
- a training-target implementation of rv32im, designed to be simple and easy to understand☆54Updated 2 years ago
- ☆43Updated this week
- "aura" my super-scalar O3 cpu core☆24Updated 3 months ago
- Architecture and Verilog Implementation of 8-bits RISC CPU based on FSM. 基于有限状态机的8位RISC(精简指令集)CPU(中央处理器)简单结构和Verilog实现。☆131Updated 5 years ago
- ☆17Updated last year
- 国科大一生一芯第二期: RISCV-64 五级流水线CPU☆15Updated 3 years ago
- The Ultra-Low Power RISC Core☆47Updated 5 years ago
- 一生一芯 , ysyx , npc . the repo of the YSYX project . a riscv-64 CPU . writing .☆24Updated 2 years ago
- A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain (chisel, mill, verilator, NEMU, …☆36Updated 10 months ago
- CPU Design Based on RISCV ISA☆70Updated 3 months ago
- Run rocket-chip on FPGA☆60Updated 2 months ago
- ☆61Updated last year
- A RISC-V RV32I ISA Single Cycle CPU☆20Updated last year
- This is my graduation project, a simple processor soft core, which implements RV32I ISA.☆10Updated 5 years ago
- ☆170Updated last year
- NUDT 高级体系结构实验☆27Updated 5 months ago