jianzhang96 / AZPRcpu

Related projects ⓘ

Alternatives and complementary repositories for AZPRcpu

• MaxXSoft / Fuxi
  Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.
  ☆162Updated 3 years ago
• LoveLonelyTime / Bergamot
  An exquisite superscalar RV32GC processor.
  ☆143Updated 6 months ago
• xiaowuzxc / SparrowRV
  An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.
  ☆54Updated last year
• OSCPU / NutShell-doc
  ☆116Updated 2 years ago
• OSCPU / ysyxSoC
  ☆76Updated 2 months ago
• microdynamics-cpu / tree-core-ide
  The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…
  ☆99Updated 2 years ago
• OSCPU / ysyx
  一生一芯的信息发布和内容网站
  ☆123Updated last year
• OSCPU / ysyx-workbench
  ☆119Updated 2 months ago
• arch-simulator-sig / advanced-computer-architecture
  体系结构研讨 + ysyx高阶大纲 (WIP
  ☆116Updated last month
• OSCPU / yosys-sta
  ☆43Updated 4 months ago
• runninglinuxkernel / riscv_programming_practice
  ☆178Updated last year
• redlightASl / Notes
  ☆65Updated last week
• plctlab / writing-your-first-riscv-simulator
  《从零开始的RISC-V模拟器开发》配套的PPT和教学资料
  ☆194Updated 3 years ago
• Yawei-Ding / ysyx_riscv64_cpu
  ☆52Updated last year
• TYOD-SOC / RISCV-Accelerator
  ☆35Updated 6 years ago
• OSCPU-Zhoushan / Zhoushan
  Open Source Chip Project by University (OSCPU) - Zhoushan Core
  ☆46Updated 2 years ago
• shawn110285 / Cookabarra
  a training-target implementation of rv32im, designed to be simple and easy to understand
  ☆55Updated 2 years ago
• whik / e200_opensource
  The Ultra-Low Power RISC Core
  ☆47Updated 5 years ago
• ysyx-ta / ysyx-summer-readings
  ☆60Updated 3 months ago
• ISRC-CAS / riscv-isa-manual-cn
  ☆102Updated last year
• mollybuild / RISCV-Measurement
  This is a repo for recording and reporting RISCV platform's test and measurement continuously.
  ☆53Updated 11 months ago
• CherrySprings / CherrySprings
  ☆16Updated last year
• OpenXiangShan / difftest
  Modern co-simulation framework for RISC-V CPUs
  ☆118Updated this week
• CustomizableComputingLab / CustomizableComputingLab.github.io
  ☆137Updated 2 weeks ago
• USTC-System-Courses / CECS-Lab
  ☆32Updated last year
• NJU-ProjectN / nvboard
  NJU Virtual Board
  ☆236Updated 3 months ago
• microdynamics-cpu / tree-core-cpu
  A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain (chisel, mill, verilator, NEMU, …
  ☆36Updated last year
• MrAMS / verilogModuleAddPrefix
  verilog module add prefix script 可用于ysyx项目添加学号
  ☆13Updated 8 months ago
• lizhirui / AXI-SDCard-High-Speed-Controller
  A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)
  ☆107Updated 2 years ago