jianzhang96 / AZPRcpu
AZPR cpu.《CPU自制入门》附录的Verilog代码，其中的日文注释翻译成了中文。
☆40Updated 5 years ago
Alternatives and similar repositories for AZPRcpu
Users that are interested in AZPRcpu are comparing it to the libraries listed below
Sorting:
- ☆122Updated 2 years ago
- An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.☆61Updated 2 years ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆51Updated 2 years ago
- Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.☆172Updated 3 years ago
- 一生一芯的信息发布和内容网站☆131Updated last year
- A small SoC with a pipeline 32-bit RISC-V CPU.☆63Updated 2 years ago
- ☆86Updated 2 weeks ago
- 体系结构研讨 + ysyx高阶大纲 (WIP☆156Updated 7 months ago
- ☆64Updated 3 weeks ago
- ☆36Updated last year
- ☆21Updated last year
- The Ultra-Low Power RISC Core☆48Updated 5 years ago
- 一生一芯 ， ysyx ， npc . the repo of the YSYX project . a riscv-64 CPU . writing .☆28Updated 2 years ago
- ☆77Updated last month
- ☆204Updated last year
- An exquisite superscalar RV32GC processor.☆156Updated 4 months ago
- ☆148Updated 3 weeks ago
- AXI协议规范中文翻译版☆149Updated 2 years ago
- 《从零开始的RISC-V模拟器开发》配套的PPT和教学资料☆218Updated 3 years ago
- NJU Virtual Board☆277Updated 3 weeks ago
- An out-of-order execution algorithm for pipeline CPU, implemented by verilog☆40Updated 7 years ago
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆106Updated 2 years ago
- A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain (chisel, mill, verilator, NEMU, …☆39Updated last year
- a training-target implementation of rv32im, designed to be simple and easy to understand☆58Updated 3 years ago
- Collect some IC textbooks for learning.☆137Updated 2 years ago
- NUDT 高级体系结构实验☆35Updated 7 months ago
- "aura" my super-scalar O3 cpu core☆24Updated 11 months ago
- CPU Design Based on RISCV ISA☆107Updated 11 months ago
- ☆165Updated last year
- ☆66Updated 9 months ago