jianzhang96 / AZPRcpuLinks
AZPR cpu.《CPU自制入门》附录的Verilog代码,其中的日文注释翻译成了中文。
☆41Updated 5 years ago
Alternatives and similar repositories for AZPRcpu
Users that are interested in AZPRcpu are comparing it to the libraries listed below
Sorting:
- An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.☆62Updated 2 years ago
- ☆86Updated last month
- ☆67Updated 2 years ago
- AXI协议规范中文翻译版☆151Updated 2 years ago
- ☆122Updated 2 years ago
- Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.☆172Updated 3 years ago
- A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain (chisel, mill, verilator, NEMU, …☆40Updated last year
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆107Updated 2 years ago
- 体系结构研讨 + ysyx高阶大纲 (WIP☆164Updated 7 months ago
- ☆150Updated this week
- 一生一芯 , ysyx , npc . the repo of the YSYX project . a riscv-64 CPU . writing .☆28Updated 2 years ago
- The Ultra-Low Power RISC Core☆48Updated 5 years ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆51Updated 2 years ago
- ☆38Updated last year
- ☆64Updated last month
- An exquisite superscalar RV32GC processor.☆156Updated 4 months ago
- A small SoC with a pipeline 32-bit RISC-V CPU.☆65Updated 3 years ago
- a training-target implementation of rv32im, designed to be simple and easy to understand☆59Updated 3 years ago
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆120Updated 2 years ago
- ☆66Updated 10 months ago
- ☆36Updated 6 years ago
- Riscv32 CPU Project☆93Updated 7 years ago
- ☆64Updated 2 years ago
- Collect some IC textbooks for learning.☆143Updated 2 years ago
- ☆79Updated last week
- 国科大一生一芯第二期: RISCV-64 五级流水线CPU☆17Updated 4 years ago
- "aura" my super-scalar O3 cpu core☆24Updated last year
- This project utilizes the Digital circuit simulation software,to build a CPU that supports a simple instruction set and simple peripheral…☆63Updated last month
- CPU Design Based on RISCV ISA☆111Updated 11 months ago
- verilog module add prefix script 可用于ysyx项目添加学号☆13Updated last year