Alternatives and similar repositories for Computer-Architecture-A-Quantitative-Approach

Users that are interested in Computer-Architecture-A-Quantitative-Approach are comparing it to the libraries listed below

• lmxyy / Computer-Architecture-Task-2
  Riscv32 CPU Project
  ☆93Updated 7 years ago
• jensen-yan / kisscpu
  国科大一生一芯第二期: RISCV-64 五级流水线CPU
  ☆17Updated 4 years ago
• TuringKi / Gitbook-Computer-Architecture-A-Quantitative-Approach-6th-Chinese
  【持续更新中】计算机体系结构：量化研究方法（第六版）汉化
  ☆36Updated 2 years ago
• sailordiary / computer-systems-ucas
  中国科学院大学 计算机组成原理FPGA实验课程 - "Five projects to better understand key principles of computer systems", UCAS Spring 2017 Session
  ☆32Updated 8 years ago
• sunshaoce / learning-riscv
  入门RISC-V的手册
  ☆60Updated 10 months ago
• plctlab / writing-your-first-riscv-simulator
  《从零开始的RISC-V模拟器开发》配套的PPT和教学资料
  ☆222Updated 3 years ago
• NJU-ProjectN / fceux-am
  ☆97Updated 7 months ago
• wlf1998 / CA
  计算机体系结构课程
  ☆17Updated 6 years ago
• BATManVSGig / hello-world
  ☆22Updated 7 years ago
• kazutoiris / MIT6.175
  MIT6.175 & MIT6.375 Study Notes
  ☆41Updated 2 years ago
• OSCPU / NutShell-doc
  ☆122Updated 2 years ago
• MaxXSoft / Fuxi
  Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.
  ☆172Updated 3 years ago
• sunshaoce / rvcc-course
  ☆89Updated last year
• ISRC-CAS / c910-llvm
  平头哥玄铁C910的LLVM工具链支持，由PLCT实验室提供，非官方版本
  ☆70Updated 4 years ago
• OSCPU / ysyx
  一生一芯的信息发布和内容网站
  ☆131Updated last year
• luzhixing12345 / archlab
  NUDT 高级体系结构实验
  ☆35Updated 9 months ago
• meton-robean / ResearchNote
  通过issue和README来记录日常学习研究笔记 关注 机器学习系统，深度学习， LLVM，性能剖视， Linux操作系统内核 话题 关注 C/C++. JAVA. Python. Golang. Chisel. 编程语言话题 ( Writing Blogs using …
  ☆77Updated 5 years ago
• cnyangkun / nscscc2017
  National Student Computer System Capability Challenge
  ☆9Updated 6 years ago
• USTC-System-Courses / CECS-Lab
  ☆38Updated last year
• kaitoukito / A-Primer-on-Memory-Consistency-and-Cache-Coherence
  A Primer on Memory Consistency and Cache Coherence (Second Edition) 翻译计划
  ☆254Updated last year
• cnrv / RVWC2021-slides
  第一届 RISC-V 中国峰会的幻灯片等资料存放
  ☆37Updated 2 years ago
• NJU-ProjectN / nexus-am
  ☆24Updated 5 years ago
• NJU-ProjectN / am-kernels
  AbstractMachine kernels
  ☆64Updated 2 weeks ago
• jianzhang96 / AZPRcpu
  AZPR cpu.《CPU自制入门》附录的Verilog代码，其中的日文注释翻译成了中文。
  ☆41Updated 5 years ago
• piood / MySysY2RV
  北大编译课程实践，独立完成的C语言子集SysY编译器，实现了从C语言编译到Koopa IR，再从Koopa IR编译到RISC-V汇编的实现
  ☆31Updated 11 months ago
• riscv-and-rust-and-decaf / riscv32i-cpu-chisel
  riscv32i-cpu
  ☆18Updated 4 years ago
• YanB25 / Tomasulo
  An out-of-order execution algorithm for pipeline CPU, implemented by verilog
  ☆40Updated 7 years ago
• FDUCSLG / ICS-2021Spring-FDU
  Introduction to Computer Systems (II), Spring 2021
  ☆51Updated 3 years ago
• sashimi-yzh / educational-materials
  Educational materials for RISC-V
  ☆6Updated 5 years ago
• plctlab / plct-toolbox
  PLCT工具箱
  ☆31Updated 3 years ago