Alternatives and similar repositories for Computer-Architecture-A-Quantitative-Approach:

Users that are interested in Computer-Architecture-A-Quantitative-Approach are comparing it to the libraries listed below

• TuringKi / Gitbook-Computer-Architecture-A-Quantitative-Approach-6th-Chinese
  【持续更新中】计算机体系结构：量化研究方法（第六版）汉化
  ☆33Updated 2 years ago
• plctlab / writing-your-first-riscv-simulator
  《从零开始的RISC-V模拟器开发》配套的PPT和教学资料
  ☆207Updated 3 years ago
• wlf1998 / CA
  计算机体系结构课程
  ☆17Updated 5 years ago
• sailordiary / computer-systems-ucas
  中国科学院大学 计算机组成原理FPGA实验课程 - "Five projects to better understand key principles of computer systems", UCAS Spring 2017 Session
  ☆30Updated 7 years ago
• sunshaoce / rvcc-course
  ☆82Updated 9 months ago
• NJU-ProjectN / fceux-am
  ☆86Updated 3 months ago
• ISRC-CAS / c910-llvm
  平头哥玄铁C910的LLVM工具链支持，由PLCT实验室提供，非官方版本
  ☆63Updated 3 years ago
• jensen-yan / kisscpu
  国科大一生一芯第二期: RISCV-64 五级流水线CPU
  ☆16Updated 3 years ago
• cnrv / RVWC2021-slides
  第一届 RISC-V 中国峰会的幻灯片等资料存放
  ☆37Updated 2 years ago
• lmxyy / Computer-Architecture-Task-2
  Riscv32 CPU Project
  ☆84Updated 7 years ago
• NJU-ProjectN / am-kernels
  AbstractMachine kernels
  ☆63Updated 5 months ago
• lazyparser / talks
  Schedule and slides of my presentations.
  ☆35Updated 11 months ago
• victoryang00 / computer-architecture-revisit-a-quantitative-approach
  This repo stores a more profound view of Computer Architecture: A Quantitative Approach that tells multi-tenancy, virtualize, fine graine…
  ☆25Updated last year
• cnyangkun / nscscc2018
  nscscc2018
  ☆26Updated 6 years ago
• ksco / chibicc-riscv
  A fork of chibicc ported to RISC-V assembly.
  ☆38Updated 2 years ago
• YanB25 / Tomasulo
  An out-of-order execution algorithm for pipeline CPU, implemented by verilog
  ☆39Updated 6 years ago
• Simple-XX / SimpleCPU
  Yet another toy processor implementation
  ☆14Updated 3 years ago
• MaxXSoft / Fuxi
  Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.
  ☆168Updated 3 years ago
• BATManVSGig / hello-world
  ☆21Updated 6 years ago
• rhysd / riscv32-cpu-chisel
  Learning how to make RISC-V 32bit CPU with Chisel
  ☆65Updated 3 years ago
• sashimi-yzh / educational-materials
  Educational materials for RISC-V
  ☆6Updated 4 years ago
• luzhixing12345 / archlab
  NUDT 高级体系结构实验
  ☆31Updated 5 months ago
• jmhIcoding / linux_kernel12
  国科大操作系统高级教程-linux_kernel-课堂项目
  ☆17Updated 5 years ago
• kazutoiris / MIT6.175
  MIT6.175 & MIT6.375 Study Notes
  ☆32Updated last year
• shzhxh / xv6-riscv-book-CN
  xv6-riscv-book中译版
  ☆81Updated 9 months ago
• strugglebak / zcc
  zero c compiler，一个从零开始写的编译器，不仅仅为了学习编译原理
  ☆125Updated 2 years ago
• srpoyrek / RISC-V
  Implementing a five-stage pipeline RSIC-V architecture (RV32I Core instruction set) using Verilog HDL. All the functional modules require…
  ☆27Updated 4 years ago
• meton-robean / ResearchNote
  通过issue和README来记录日常学习研究笔记 关注 机器学习系统，深度学习， LLVM，性能剖视， Linux操作系统内核 话题 关注 C/C++. JAVA. Python. Golang. Chisel. 编程语言话题 ( Writing Blogs using …
  ☆75Updated 4 years ago
• ljlin / MIPS48PipelineCPU
  5 stage pipelined MIPS-32 processor
  ☆57Updated 4 years ago
• USTC-System-Courses / CECS-Lab
  ☆31Updated last year