Alternatives and similar repositories for Computer-Architecture-A-Quantitative-Approach:

Users that are interested in Computer-Architecture-A-Quantitative-Approach are comparing it to the libraries listed below

• NJU-ProjectN / fceux-am
  ☆84Updated 2 months ago
• BATManVSGig / hello-world
  ☆20Updated 6 years ago
• sailordiary / computer-systems-ucas
  中国科学院大学 计算机组成原理FPGA实验课程 - "Five projects to better understand key principles of computer systems", UCAS Spring 2017 Session
  ☆30Updated 7 years ago
• sunshaoce / rvcc-course
  ☆81Updated 8 months ago
• OSCPU / NutShell-doc
  ☆119Updated 2 years ago
• TuringKi / Gitbook-Computer-Architecture-A-Quantitative-Approach-6th-Chinese
  【持续更新中】计算机体系结构：量化研究方法（第六版）汉化
  ☆32Updated 2 years ago
• jensen-yan / kisscpu
  国科大一生一芯第二期: RISCV-64 五级流水线CPU
  ☆16Updated 3 years ago
• ISRC-CAS / c910-llvm
  平头哥玄铁C910的LLVM工具链支持，由PLCT实验室提供，非官方版本
  ☆62Updated 3 years ago
• whik / e200_opensource
  The Ultra-Low Power RISC Core
  ☆47Updated 5 years ago
• victoryang00 / computer-architecture-revisit-a-quantitative-approach
  This repo stores a more profound view of Computer Architecture: A Quantitative Approach that tells multi-tenancy, virtualize, fine graine…
  ☆25Updated 11 months ago
• lmxyy / Computer-Architecture-Task-2
  Riscv32 CPU Project
  ☆82Updated 7 years ago
• kazutoiris / MIT6.175
  MIT6.175 & MIT6.375 Study Notes
  ☆31Updated last year
• OSCPU / ysyx
  一生一芯的信息发布和内容网站
  ☆125Updated last year
• yuhanzhu612 / OSCPU
  我的一生一芯项目
  ☆16Updated 3 years ago
• meton-robean / ResearchNote
  通过issue和README来记录日常学习研究笔记 关注 机器学习系统，深度学习， LLVM，性能剖视， Linux操作系统内核 话题 关注 C/C++. JAVA. Python. Golang. Chisel. 编程语言话题 ( Writing Blogs using …
  ☆75Updated 4 years ago
• Chang-LeHung / CSCore
  介绍计算机系统基础知识，深入剖析各种容器和算法原理，真正透彻理解各种基础技术，夯实计算机基础！！！
  ☆103Updated last year
• Edragon / FPGA_DOCS
  ☆107Updated 5 years ago
• plctlab / writing-your-first-riscv-simulator
  《从零开始的RISC-V模拟器开发》配套的PPT和教学资料
  ☆205Updated 3 years ago
• NJU-ProjectN / nexus-am
  ☆24Updated 5 years ago
• MaxXSoft / Fuxi
  Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.
  ☆166Updated 3 years ago
• OSCPU-Zhoushan / Zhoushan
  Open Source Chip Project by University (OSCPU) - Zhoushan Core
  ☆47Updated 2 years ago
• kaitoukito / A-Primer-on-Memory-Consistency-and-Cache-Coherence
  A Primer on Memory Consistency and Cache Coherence (Second Edition) 翻译计划
  ☆198Updated 8 months ago
• microdynamics-cpu / tree-core-cpu
  A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain (chisel, mill, verilator, NEMU, …
  ☆37Updated last year
• jianzhang96 / AZPRcpu
  AZPR cpu.《CPU自制入门》附录的Verilog代码，其中的日文注释翻译成了中文。
  ☆36Updated 4 years ago
• compiler-dev / llvm-rv
  Full Support 32bit RISC-V in LLVM and CLANG for Vector Extension
  ☆43Updated 4 years ago
• f0rm2l1n / riscv-simulator-guide
  RISC-V模拟器，相关硬件实现`riscv-isa-sim`以及模拟器pk, bbl的指导手册
  ☆49Updated 4 years ago
• sunshaoce / learning-riscv
  入门RISC-V的手册
  ☆59Updated 4 months ago
• cnyangkun / nscscc2017
  National Student Computer System Capability Challenge
  ☆9Updated 6 years ago
• Groupsun / riscv-mini-five-stage
  This is my graduation project, a simple processor soft core, which implements RV32I ISA.
  ☆14Updated 5 years ago