Alternatives and similar repositories for Computer-Architecture-A-Quantitative-Approach

Users that are interested in Computer-Architecture-A-Quantitative-Approach are comparing it to the libraries listed below

• lmxyy / Computer-Architecture-Task-2
  Riscv32 CPU Project
  ☆95Updated 8 years ago
• sunshaoce / learning-riscv
  入门RISC-V的手册
  ☆61Updated last year
• plctlab / writing-your-first-riscv-simulator
  《从零开始的RISC-V模拟器开发》配套的PPT和教学资料
  ☆234Updated 4 years ago
• runninglinuxkernel / riscv_programming_practice
  ☆224Updated 2 years ago
• NJU-ProjectN / fceux-am
  ☆104Updated 2 months ago
• NJU-ProjectN / am-kernels
  AbstractMachine kernels
  ☆69Updated last month
• TuringKi / Gitbook-Computer-Architecture-A-Quantitative-Approach-6th-Chinese
  【持续更新中】计算机体系结构：量化研究方法（第六版）汉化
  ☆42Updated 3 years ago
• MaxXSoft / Fuxi
  Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.
  ☆182Updated 4 years ago
• zach0zhang / Single_instruction_cycle_OpenMIPS
  通过学习《自己动手写CPU》，将书中实现的兼容MIPS32指令集架构的处理器——OpenMIPS（五级流水线结构），简化成单指令周期实现的处理器
  ☆208Updated 3 years ago
• wlf1998 / CA
  计算机体系结构课程
  ☆19Updated 6 years ago
• BATManVSGig / hello-world
  ☆21Updated 7 years ago
• OSCPU / NutShell-doc
  ☆127Updated 3 years ago
• sunshaoce / rvcc-course
  ☆98Updated last year
• sunshaoce / rvcc
  本课程基于Rui的chibicc，@sunshaoce和@ksco将其由原来的X86架构改写为RISC-V 64架构，同时加入了大量的中文注释，并且配有316节对应于每一个commit的课程，帮助读者可以层层推进、逐步深入的学习编译器的构造。
  ☆361Updated 2 years ago
• jianzhang96 / AZPRcpu
  AZPR cpu.《CPU自制入门》附录的Verilog代码，其中的日文注释翻译成了中文。
  ☆44Updated 5 years ago
• OSCPU / ysyx
  一生一芯的信息发布和内容网站
  ☆136Updated 2 years ago
• lazyparser / talks
  Schedule and slides of my presentations.
  ☆36Updated 2 months ago
• jensen-yan / kisscpu
  国科大一生一芯第二期: RISCV-64 五级流水线CPU
  ☆18Updated 4 years ago
• luzhixing12345 / archlab
  NUDT 高级体系结构实验
  ☆35Updated last year
• sailordiary / computer-systems-ucas
  中国科学院大学 计算机组成原理FPGA实验课程 - "Five projects to better understand key principles of computer systems", UCAS Spring 2017 Session
  ☆32Updated 8 years ago
• skyzh / RISCV-Simulator
  💻 RISC-V Simulator of RV32I ISA. 5-stage pipeline / out-of-order execution with Tomasulo algorithm and Speculation. Support runtime visu…
  ☆206Updated 5 years ago
• whik / e200_opensource
  The Ultra-Low Power RISC Core
  ☆49Updated 6 years ago
• OpenXiangShan / NEMU
  Super fast RISC-V ISA emulator for XiangShan processor
  ☆309Updated last week
• kaitoukito / A-Primer-on-Memory-Consistency-and-Cache-Coherence
  A Primer on Memory Consistency and Cache Coherence (Second Edition) 翻译计划
  ☆333Updated last year
• ISRC-CAS / c910-llvm
  平头哥玄铁C910的LLVM工具链支持，由PLCT实验室提供，非官方版本
  ☆76Updated 4 years ago
• plctlab / llvm-project
  PLCT实验室的 RISC-V V Spec 实现，基于llvm/llvm-project，rkruppe/rvv-llvm 和 https://repo.hca.bsc.es/gitlab/rferrer/llvm-epi-0.8
  ☆161Updated 5 months ago
• meton-robean / ResearchNote
  通过issue和README来记录日常学习研究笔记 关注 机器学习系统，深度学习， LLVM，性能剖视， Linux操作系统内核 话题 关注 C/C++. JAVA. Python. Golang. Chisel. 编程语言话题 ( Writing Blogs using …
  ☆78Updated 5 years ago
• Z-Y00 / Examples-in-book-write-your-own-cpu
  《自己动手写CPU》一书附带的文件
  ☆87Updated 7 years ago
• Edragon / FPGA_DOCS
  ☆145Updated 6 years ago
• ljlin / MIPS48PipelineCPU
  5 stage pipelined MIPS-32 processor
  ☆57Updated 5 years ago