Alternatives and similar repositories for Gitbook-Computer-Architecture-A-Quantitative-Approach-6th-Chinese

Users that are interested in Gitbook-Computer-Architecture-A-Quantitative-Approach-6th-Chinese are comparing it to the libraries listed below

• jensen-yan / kisscpu
  国科大一生一芯第二期: RISCV-64 五级流水线CPU
  ☆17Updated 4 years ago
• runninglinuxkernel / riscv_programming_practice
  ☆215Updated last year
• kazutoiris / MIT6.175
  MIT6.175 & MIT6.375 Study Notes
  ☆42Updated 2 years ago
• sunshaoce / learning-riscv
  入门RISC-V的手册
  ☆60Updated 11 months ago
• sunshaoce / rvcc-course
  ☆89Updated last year
• kaitoukito / A-Primer-on-Memory-Consistency-and-Cache-Coherence
  A Primer on Memory Consistency and Cache Coherence (Second Edition) 翻译计划
  ☆273Updated last year
• nicolaswilde / UCAS-Advanced-Computer-Architecture-OpenROAD-flow
  中国科学院大学高级计算机体系结构课程作业：使用OpenROAD-flow完成RTL到GDS全流程
  ☆29Updated 5 years ago
• lmxyy / Computer-Architecture-Task-2
  Riscv32 CPU Project
  ☆93Updated 7 years ago
• OSCPU / ysyx
  一生一芯的信息发布和内容网站
  ☆132Updated last year
• luzhixing12345 / archlab
  NUDT 高级体系结构实验
  ☆35Updated 10 months ago
• weedge / perf-book-cn
  https://github.com/dendibakh/perf-book gitbook在线电子书，翻译成中文原始markdown文档
  ☆99Updated 7 months ago
• jiangxincode / CacheSim
  A simulator of Cache
  ☆78Updated 10 months ago
• NJU-ProjectN / fceux-am
  ☆98Updated 8 months ago
• DawnCarol / DawnCarol
  ☆200Updated 4 months ago
• USTC-System-Courses / CECS-Lab
  ☆40Updated last year
• zach0zhang / Single_instruction_cycle_OpenMIPS
  通过学习《自己动手写CPU》，将书中实现的兼容MIPS32指令集架构的处理器——OpenMIPS（五级流水线结构），简化成单指令周期实现的处理器
  ☆207Updated 3 years ago
• OSCPU / NutShell-doc
  ☆122Updated 3 years ago
• FDUCSLG / ICS-2021Spring-FDU
  Introduction to Computer Systems (II), Spring 2021
  ☆51Updated 4 years ago
• plctlab / writing-your-first-riscv-simulator
  《从零开始的RISC-V模拟器开发》配套的PPT和教学资料
  ☆223Updated 3 years ago
• nkgongxl / ucoreonrv
  ☆51Updated 4 years ago
• meton-robean / ResearchNote
  通过issue和README来记录日常学习研究笔记 关注 机器学习系统，深度学习， LLVM，性能剖视， Linux操作系统内核 话题 关注 C/C++. JAVA. Python. Golang. Chisel. 编程语言话题 ( Writing Blogs using …
  ☆77Updated 5 years ago
• jianzhang96 / AZPRcpu
  AZPR cpu.《CPU自制入门》附录的Verilog代码，其中的日文注释翻译成了中文。
  ☆42Updated 5 years ago
• hehao98 / RISCV-Simulator
  A Simple RISC-V CPU Simulator with 5 Stage Pipeline, Branch Prediction and Cache Simulation
  ☆187Updated last year
• shinezyy / micro-arch-training
  How to make undergraduates or new graduates ready for advanced computer architecture research or modern CPU design
  ☆587Updated last year
• arch-simulator-sig / advanced-computer-architecture
  体系结构研讨 + ysyx高阶大纲 (WIP
  ☆177Updated 9 months ago
• VenciFreeman / RISC-V
  A simple RISC-V CPU written in Verilog.
  ☆66Updated 11 months ago
• BATManVSGig / hello-world
  ☆22Updated 7 years ago
• loongson-education / nscscc-wiki
  NSCSCC 信息整合
  ☆251Updated 4 years ago
• yuhanzhu612 / OSCPU
  我的一生一芯项目
  ☆16Updated 3 years ago
• Ch-EnShen / UCB-CS152-all-materials
  This repository collects all materials from past years of cs152.
  ☆49Updated last year