Alternatives and similar repositories for Gitbook-Computer-Architecture-A-Quantitative-Approach-6th-Chinese

Users that are interested in Gitbook-Computer-Architecture-A-Quantitative-Approach-6th-Chinese are comparing it to the libraries listed below

• jensen-yan / kisscpu
  国科大一生一芯第二期: RISCV-64 五级流水线CPU
  ☆17Updated 4 years ago
• kazutoiris / MIT6.175
  MIT6.175 & MIT6.375 Study Notes
  ☆41Updated 2 years ago
• runninglinuxkernel / riscv_programming_practice
  ☆209Updated last year
• jiangxincode / CacheSim
  A simulator of Cache
  ☆77Updated 9 months ago
• lmxyy / Computer-Architecture-Task-2
  Riscv32 CPU Project
  ☆93Updated 7 years ago
• kaitoukito / A-Primer-on-Memory-Consistency-and-Cache-Coherence
  A Primer on Memory Consistency and Cache Coherence (Second Edition) 翻译计划
  ☆263Updated last year
• nicolaswilde / UCAS-Advanced-Computer-Architecture-OpenROAD-flow
  中国科学院大学高级计算机体系结构课程作业：使用OpenROAD-flow完成RTL到GDS全流程
  ☆29Updated 5 years ago
• yuhanzhu612 / OSCPU
  我的一生一芯项目
  ☆16Updated 3 years ago
• sunshaoce / learning-riscv
  入门RISC-V的手册
  ☆60Updated 10 months ago
• sunshaoce / rvcc-course
  ☆89Updated last year
• YanB25 / Tomasulo
  An out-of-order execution algorithm for pipeline CPU, implemented by verilog
  ☆40Updated 7 years ago
• OSCPU / ysyx
  一生一芯的信息发布和内容网站
  ☆131Updated last year
• meton-robean / ResearchNote
  通过issue和README来记录日常学习研究笔记 关注 机器学习系统，深度学习， LLVM，性能剖视， Linux操作系统内核 话题 关注 C/C++. JAVA. Python. Golang. Chisel. 编程语言话题 ( Writing Blogs using …
  ☆77Updated 5 years ago
• OSCPU / NutShell-doc
  ☆122Updated 3 years ago
• plctlab / writing-your-first-riscv-simulator
  《从零开始的RISC-V模拟器开发》配套的PPT和教学资料
  ☆224Updated 3 years ago
• DawnCarol / DawnCarol
  ☆196Updated 3 months ago
• USTC-System-Courses / CECS-Lab
  ☆38Updated last year
• 2horse9sun / ucb_sp20_cs152_lab
  UC Berkeley CS152 Computer Architecture and Engineering Labs
  ☆25Updated 5 years ago
• luzhixing12345 / archlab
  NUDT 高级体系结构实验
  ☆35Updated 9 months ago
• FDUCSLG / ICS-2021Spring-FDU
  Introduction to Computer Systems (II), Spring 2021
  ☆51Updated 4 years ago
• nkgongxl / ucoreonrv
  ☆51Updated 4 years ago
• adamgallas / MIT_Bluespec_RISCV_Tutorial
  ☆22Updated 2 years ago
• MaxXSoft / Fuxi
  Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.
  ☆173Updated 4 years ago
• pinchenjohnny / Distributed_System_Architecture
  高级计算机体系结构2020，吴俊敏老师，中科大研究生课程
  ☆72Updated last year
• arch-simulator-sig / advanced-computer-architecture
  体系结构研讨 + ysyx高阶大纲 (WIP
  ☆172Updated 9 months ago
• shinezyy / micro-arch-training
  How to make undergraduates or new graduates ready for advanced computer architecture research or modern CPU design
  ☆582Updated 11 months ago
• OpenXiangShan / NEMU
  ☆285Updated this week
• f0rm2l1n / riscv-simulator-guide
  RISC-V模拟器，相关硬件实现`riscv-isa-sim`以及模拟器pk, bbl的指导手册
  ☆53Updated 5 years ago
• sailordiary / computer-systems-ucas
  中国科学院大学 计算机组成原理FPGA实验课程 - "Five projects to better understand key principles of computer systems", UCAS Spring 2017 Session
  ☆32Updated 8 years ago
• lshpku / gem5-fs-handbook
  gem5 FS模式实验手册
  ☆43Updated 2 years ago