Alternatives and similar repositories for Gitbook-Computer-Architecture-A-Quantitative-Approach-6th-Chinese:

Users that are interested in Gitbook-Computer-Architecture-A-Quantitative-Approach-6th-Chinese are comparing it to the libraries listed below

• jensen-yan / kisscpu
  国科大一生一芯第二期: RISCV-64 五级流水线CPU
  ☆17Updated 3 years ago
• kazutoiris / MIT6.175
  MIT6.175 & MIT6.375 Study Notes
  ☆36Updated last year
• runninglinuxkernel / riscv_programming_practice
  ☆203Updated last year
• plctlab / writing-your-first-riscv-simulator
  《从零开始的RISC-V模拟器开发》配套的PPT和教学资料
  ☆216Updated 3 years ago
• jianzhang96 / AZPRcpu
  AZPR cpu.《CPU自制入门》附录的Verilog代码，其中的日文注释翻译成了中文。
  ☆39Updated 4 years ago
• sunshaoce / rvcc-course
  ☆84Updated 11 months ago
• kaitoukito / A-Primer-on-Memory-Consistency-and-Cache-Coherence
  A Primer on Memory Consistency and Cache Coherence (Second Edition) 翻译计划
  ☆221Updated 10 months ago
• lmxyy / Computer-Architecture-Task-2
  Riscv32 CPU Project
  ☆86Updated 7 years ago
• nicolaswilde / UCAS-Advanced-Computer-Architecture-OpenROAD-flow
  中国科学院大学高级计算机体系结构课程作业：使用OpenROAD-flow完成RTL到GDS全流程
  ☆24Updated 4 years ago
• VenciFreeman / RISC-V
  A simple RISC-V CPU written in Verilog.
  ☆62Updated 7 months ago
• OSCPU / NutShell-doc
  ☆122Updated 2 years ago
• OSCPU / ysyx
  一生一芯的信息发布和内容网站
  ☆129Updated last year
• whik / e200_opensource
  The Ultra-Low Power RISC Core
  ☆47Updated 5 years ago
• USTC-System-Courses / CECS-Lab
  ☆34Updated last year
• chen0031 / Computer-Architecture-A-Quantitative-Approach
  致力于翻译和传播计算机体系结构：量化方法（第6版）
  ☆21Updated 4 years ago
• arch-simulator-sig / advanced-computer-architecture
  体系结构研讨 + ysyx高阶大纲 (WIP
  ☆150Updated 5 months ago
• DawnCarol / DawnCarol
  ☆171Updated last week
• YanB25 / Tomasulo
  An out-of-order execution algorithm for pipeline CPU, implemented by verilog
  ☆39Updated 7 years ago
• wataru030-XIAOHEI / My-RISCV64-CORE-writing
  一生一芯 ， ysyx ， npc . the repo of the YSYX project . a riscv-64 CPU . writing .
  ☆26Updated 2 years ago
• shinezyy / micro-arch-training
  How to make undergraduates or new graduates ready for advanced computer architecture research or modern CPU design
  ☆539Updated 7 months ago
• redlightASl / Notes
  ☆73Updated last month
• wlf1998 / CA
  计算机体系结构课程
  ☆18Updated 5 years ago
• Groupsun / riscv-mini-five-stage
  This is my graduation project, a simple processor soft core, which implements RV32I ISA.
  ☆16Updated 5 years ago
• yuhanzhu612 / OSCPU
  我的一生一芯项目
  ☆16Updated 3 years ago
• ysyx-ta / ysyx-summer-readings
  ☆64Updated 7 months ago
• sunshaoce / rvcc
  本课程基于Rui的chibicc，@sunshaoce和@ksco将其由原来的X86架构改写为RISC-V 64架构，同时加入了大量的中文注释，并且配有316节对应于每一个commit的课程，帮助读者可以层层推进、逐步深入的学习编译器的构造。
  ☆339Updated last year
• OSCPU-Zhoushan / Zhoushan
  Open Source Chip Project by University (OSCPU) - Zhoushan Core
  ☆49Updated 2 years ago
• sunshaoce / learning-riscv
  入门RISC-V的手册
  ☆60Updated 7 months ago
• microdynamics-cpu / tree-core-cpu
  A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain (chisel, mill, verilator, NEMU, …
  ☆38Updated last year
• pinchenjohnny / Distributed_System_Architecture
  高级计算机体系结构2020，吴俊敏老师，中科大研究生课程
  ☆62Updated last year