TuringKi / Gitbook-Computer-Architecture-A-Quantitative-Approach-6th-ChineseLinks
【持续更新中】计算机体系结构:量化研究方法(第六版)汉化
☆36Updated 2 years ago
Alternatives and similar repositories for Gitbook-Computer-Architecture-A-Quantitative-Approach-6th-Chinese
Users that are interested in Gitbook-Computer-Architecture-A-Quantitative-Approach-6th-Chinese are comparing it to the libraries listed below
Sorting:
- 国科大一生一芯第二期: RISCV-64 五级流水线CPU☆17Updated 4 years ago
- 中国科学院大学高级计算机体系结构课程作业:使用OpenROAD-flow完成RTL到GDS全流程☆29Updated 5 years ago
- 入门RISC-V的手册☆60Updated 10 months ago
- MIT6.175 & MIT6.375 Study Notes☆41Updated 2 years ago
- 一生一芯的信息发布和内容网站☆131Updated last year
- A Primer on Memory Consistency and Cache Coherence (Second Edition) 翻译计划☆254Updated last year
- ☆89Updated last year
- ☆209Updated last year
- 中国科学院大学 计算机组成原理FPGA实验课程 - "Five projects to better understand key principles of computer systems", UCAS Spring 2017 Session☆32Updated 8 years ago
- Riscv32 CPU Project☆93Updated 7 years ago
- Introduction to Computer Systems (II), Spring 2021☆51Updated 3 years ago
- ☆194Updated 2 months ago
- A simulator of Cache☆77Updated 9 months ago
- ☆122Updated 2 years ago
- ☆10Updated last year
- This repository collects all materials from past years of cs152.☆47Updated 11 months ago
- 一生一芯 , ysyx , npc . the repo of the YSYX project . a riscv-64 CPU . writing .☆29Updated 2 years ago
- ☆38Updated last year
- 体系结构研讨 + ysyx高阶大纲 (WIP☆171Updated 8 months ago
- The Ultra-Low Power RISC Core☆48Updated 5 years ago
- 致力于翻译和传播计算机体系结构:量化方法(第6版)☆21Updated 4 years ago
- 通过issue和README来记录日常学习研究笔记 关注 机器学习系统,深度学习, LLVM,性能剖视, Linux操作系统内核 话题 关注 C/C++. JAVA. Python. Golang. Chisel. 编程语言话题 ( Writing Blogs using …☆77Updated 5 years ago
- ☆68Updated 2 years ago
- 《从零开始的RISC-V模拟器开发》配套的PPT和教学资料☆222Updated 3 years ago
- Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.☆172Updated 3 years ago
- ☆22Updated 2 years ago
- NJU Virtual Board☆281Updated last week
- NUDT 高级体系结构实验☆35Updated 9 months ago
- An out-of-order execution algorithm for pipeline CPU, implemented by verilog☆40Updated 7 years ago
- ☆22Updated 7 years ago