bu-icsg / Hardware_Performance_Counters_Can_Detect_Malware_Myth_or_Fact
Code and Data for AisaCCS 2018 paper: Hardware Performance Counters Can Detect Malware: Myth or Fact?
☆21Updated 2 months ago
Alternatives and similar repositories for Hardware_Performance_Counters_Can_Detect_Malware_Myth_or_Fact:
Users that are interested in Hardware_Performance_Counters_Can_Detect_Malware_Myth_or_Fact are comparing it to the libraries listed below
- oo7, a binary analysis tool to defend against Spectre vulnerabilities☆32Updated 4 years ago
- Data oblivious ISA prototyped on the RISC-V BOOM processor.☆21Updated 2 years ago
- Adaptive Callsite-sensitive Control Flow Integrity - EuroS&P'19☆21Updated 2 years ago
- BDA: Practical Dependence Analysis for Binary Executables by Unbiased Whole-program Path Sampling and Per-path Abstract Interpretation☆29Updated 4 years ago
- A decompiler to automatically reverse-engineer the DNN semantics from its compiled binary using program analysis☆79Updated 4 months ago
- ☆80Updated 2 years ago
- This repository contains the hardware, software, and OS support for the Programmable Hardware Monitor (PHMon).☆26Updated 4 years ago
- Dynamic ControlFlow Graph and DataFlow Graph for Binary-based Optimization☆21Updated 7 years ago
- Library to hide DBI artifacts when using Intel Pin. Code from the ASIA CCS 2019 paper "SoK: Using Dynamic Binary Instrumentation for Secu…☆22Updated 5 years ago
- Proof-of-concept implementation for the paper "Osiris: Automated Discovery of Microarchitectural Side Channels" (USENIX Security'21)☆57Updated 3 years ago
- Hardware-assisted Data-flow Isolation☆27Updated 7 years ago
- Reassembly is Hard: A Reflection on Challenges and Strategies (USENIX Security '23)☆33Updated 2 months ago
- PIN-based Fault-Injector is a fault injector based on the Intel PIN tool. For more information, please refer to the following paper:☆16Updated 6 years ago
- ☆10Updated 4 years ago
- ☆17Updated 5 years ago
- LLVM Implementation of different ShadowStack schemes for x86_64☆38Updated 4 years ago
- Proof-of-concept implementation for the paper "(M)WAIT for It: Bridging the Gap between Microarchitectural and Architectural Side Channel…☆25Updated last year
- some tlb experimentation code: calculate L1, L2 miss penalties and show cross-HT interference.☆13Updated 5 years ago
- Fuzzer that searches for vulnerabilities like Spectre and Meltdown in CPUs☆42Updated 2 years ago
- Tool to Analyze Speculative Execution Attacks and Mitigations☆55Updated 3 years ago
- RISC-V Tools (GNU Toolchain, ISA Simulator, Tests)☆21Updated 5 years ago
- A POSIX Filesystem for Enclaves with a Mechanized Safety Proof☆17Updated 5 years ago
- Security Test Benchmark for Computer Architectures☆21Updated 2 months ago
- Microarchitectural attack development frameworks for prototyping attacks in native code (C, C++, ASM) and in the browser☆61Updated 2 years ago
- A version of Griffin used to provide program traces☆15Updated 4 years ago
- kMVX: Detecting Kernel Information Leaks with Multi-variant Execution☆21Updated 5 years ago
- ☆9Updated 2 years ago
- ☆13Updated 4 years ago
- ☆35Updated 3 years ago
- Test suite containing a reproduction of all major transient-execution attacks in RISC-V and CHERI-RISC-V assembly☆15Updated 3 years ago