Alternatives and similar repositories for ssdsim:

Users that are interested in ssdsim are comparing it to the libraries listed below

• spypaul / MQSim_CXL
  ☆69Updated last year
• ece-fast-lab / cxl_type3_tests
  This is the respository that holds the artifacts of MICRO'23 -- Demystifying CXL Memory with True CXL-Ready Systems and CXL Memory Device…
  ☆46Updated last year
• nicktehrany / ZNS-Study
  Understanding NVMe Zoned Namespace (ZNS) Flash SSD Storage Devices - Performance evaluation of ZNS devices at the block-level I/O schedul…
  ☆52Updated 2 years ago
• thustorage / lambda-io
  λ-IO: a unified I/O stack for computational storage [FAST'23]
  ☆76Updated last week
• MoatLab / IODA-SOSP21-AE
  IODA: A Host/Device Co-Design for Strong Predictability Contract on Modern Flash Storage (SOSP'21)
  ☆11Updated 3 years ago
• spypaul / MQSim_CXL_Linux
  ☆26Updated last year
• Dantali0n / OpenCSD
  OpenCSD: eBPF Computational Storage Device (CSD) for Zoned Namespace (ZNS) SSDs in QEMU
  ☆60Updated last year
• SimpleSSD / SimpleSSD-FullSystem
  Open-Source Licensed Educational SSD Simulator for High-Performance Storage and Full-System Evaluations
  ☆104Updated 5 years ago
• ISCS-ZJU / NVAlloc
  Source code for NVAlloc-ASPLOS'22
  ☆31Updated 3 years ago
• Compute-Express-Link / CXLPapers
  ☆101Updated last year
• ChaseLab-PKU / ScalaAFA
  ScalaAFA: Constructing User-Space All-Flash Array Engine with Holistic Designs (USENIX ATC 2024).
  ☆10Updated 5 months ago
• thustorage / TeRM
  TeRM: Extending RDMA-Attached Memory with SSD [FAST'24]
  ☆42Updated 6 months ago
• westerndigitalcorporation / dm-zap
  dm-zap device mapper
  ☆28Updated 2 years ago
• astlxmu / LearnedFTL
  ☆17Updated 8 months ago
• madsys-dev / sosp-paper19-ae
  The Artifact Evaluation Version of SOSP Paper #19
  ☆46Updated 8 months ago
• lingfenghsiang / Nomad
  OSDI'24 Nomad implementation
  ☆44Updated 5 months ago
• ferry-hhh / CXL-DMSim
  CXL-DMSim: A Full-System CXL Disaggregated Memory Simulator Based on gem5
  ☆70Updated last month
• bytedance / eurosys24-artifacts
  Artifacts of EuroSys'24 paper "Exploring Performance and Cost Optimization with ASIC-Based CXL Memory"
  ☆24Updated last year
• lingfenghsiang / Persistent-Memory-Study
  ☆26Updated 3 years ago
• eslab-skku / ZNSplus
  ☆30Updated 3 years ago
• skkucsl / d2fq
  ☆26Updated 2 years ago
• sylab / multi-clock
  Sources for the Multi-Clock system as described in the paper: MULTI-CLOCK: Dynamic Tiering for Hybrid Memory Systems, HPCA 2022.
  ☆19Updated 3 years ago
• PDS-Lab / Rcmp
  Rcmp: Reconstructing RDMA-based Memory Disaggregation via CXL
  ☆55Updated last year
• zainryan / INSIDER-System
  An FPGA-based full-stack in-storage computing system.
  ☆37Updated 4 years ago
• minghust / ford
  [FAST 2022] FORD: Fast One-sided RDMA-based Distributed Transactions for Disaggregated Persistent Memory
  ☆61Updated 10 months ago
• jiangyu718 / ssdsim
  ☆44Updated last year
• skkucsl / aios
  ☆44Updated 4 years ago
• zxhero / gem5-CXL
  This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…
  ☆33Updated 9 months ago
• platformxlab / LeaFTL
  ☆19Updated 2 years ago
• project-kona / asplos21-ae
  ☆30Updated 4 years ago