arachnidlabs / mcp2210
Python library for interfacing with the MCP2210 USB-SPI interface.
☆26Updated 4 years ago
Related projects ⓘ
Alternatives and complementary repositories for mcp2210
- Lib(X)SVF - A library for implementing SVF and XSVF JTAG players, forked from http://svn.clifford.at/libxsvf/☆22Updated 10 years ago
- Fork of OpenVeriFla - FPGA debugging logic analyzer to use with your designs - examples (so far) for ice40/IceStorm☆32Updated 6 years ago
- ChipTools is a utility to automate FPGA build and verification☆24Updated 3 years ago
- Python tools to interact with boundary scan-capable devices. Useful for reverse engineering, testing, etc.☆16Updated 8 years ago
- ICE40 FPGA Cape for Beaglebone☆49Updated 4 years ago
- USB Full-Speed core written in migen/LiteX☆17Updated 5 years ago
- understanding the tinyfpga bootloader☆24Updated 6 years ago
- ArtyS7-50 VexRiscV LiteX SoC using multiple Ethernet Interface☆13Updated 3 years ago
- This is an open source C/C++ library for Microchip's USB-to-SPI protocol converter chip MCP2210. It works under Linux.☆40Updated 11 years ago
- ice40 USB Analyzer☆57Updated 4 years ago
- FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.☆52Updated last year
- Siglent SDS1x0xX-E FPGA bitstreams☆40Updated last year
- This repo is for Efinix Xyloni development board users. It has projects and software to get you started working with the board.☆40Updated last year
- A Python implementation of the Interchangeable Virtual Instrument standard.☆54Updated 4 years ago
- HydraUSB3 (WCH CH569) open source test firmware / examples / libraries to experiment with streaming / high-speed protocols (USB2 HS, USB3…☆75Updated last year
- JTAG reverse engineering software for FTDI compatible cables☆50Updated 10 years ago
- USB Full-Speed core written in migen/LiteX☆41Updated 5 years ago
- released krtkl schematics☆57Updated 6 years ago
- Small footprint and configurable SPI core☆39Updated 2 weeks ago
- Small footprint and configurable Inter-Chip communication cores☆54Updated last month
- USB2Sniffer: High Speed USB 2.0 capture (for LambdaConcept USB2Sniffer hardware)☆52Updated 4 years ago
- High Speed USB 2.0 capture device based on miniSpartan6+☆58Updated 4 years ago
- Vivado design for basic NeTV2 FPGA with chroma-based overlay☆20Updated 7 years ago
- ☆50Updated last year
- ICE40 8K FPGA / STM32F4 development system☆59Updated 7 years ago
- Utilities for the ECP5 FPGA☆18Updated 3 years ago
- ULX2S / ULX3S FPGA JTAG programmer & tools (Lattice XP2 / ECP5)☆22Updated last week
- I want to learn [n]Migen.☆39Updated 4 years ago
- Absolute encoder VHDL core☆19Updated 7 years ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆31Updated 2 years ago