KorotkiyEugene / digital_labView external linksLinks
Laboratory works for digital electronics course in Kyiv Polytechnic Institute, Department of Design of Electronic Digital Equipment, Electronics faculty
☆31Nov 18, 2019Updated 6 years ago
Alternatives and similar repositories for digital_lab
Users that are interested in digital_lab are comparing it to the libraries listed below
Sorting:
- ☆11May 31, 2016Updated 9 years ago
- a scaleable ring topology network on chip (NoC) implemented in BSV☆12Oct 14, 2014Updated 11 years ago
- Automatic Verilog/SystemVerilog verification platform generation, support for one-click simulation☆12Aug 8, 2019Updated 6 years ago
- Hardware implementation of a Fixed Point Recursive Forward and Inverse FFT algorithm☆16Mar 3, 2018Updated 7 years ago
- A sampling-based heap memory profiler for WebAssembly on JavaScript engines.☆14Nov 25, 2025Updated 2 months ago
- 使用verilog编写sdram控制器☆12Jun 22, 2019Updated 6 years ago
- An adaptive filter was designed that can update its weights according to the application needed (lowpass, highpass or bandpass) using the…☆12Jan 3, 2019Updated 7 years ago
- 一个开源的基于stm32的磁悬浮项目☆15Nov 21, 2023Updated 2 years ago
- Swift library for Buffers, Arrays, Bits and Bytes.☆13Jul 23, 2022Updated 3 years ago
- Python tools for processing Verilog files☆10Dec 7, 2011Updated 14 years ago
- libopencm3 c++ wrappers☆10Dec 25, 2020Updated 5 years ago
- 200W 铝基板加热台控制器，具备PID控制，PWM输出，卡尔曼滤波☆11Oct 30, 2022Updated 3 years ago
- Keyboard for debuging☆11May 18, 2018Updated 7 years ago
- HackRF-Win - windows build (Cygwin).☆10Sep 3, 2023Updated 2 years ago
- wifi☆12Jun 13, 2017Updated 8 years ago
- Yeat another WASM benchmark (WASI) - http://wabench.com:8080☆11Jan 7, 2023Updated 3 years ago
- UVM clock agent which frequency, duty cycle can be configured, clock slow and gating function are also available☆10Aug 24, 2020Updated 5 years ago
- Generate SystemVerilog/UVM block level testbench setup with python script☆10Oct 3, 2017Updated 8 years ago
- ☆10Aug 15, 2019Updated 6 years ago
- SNES Example Code☆13Oct 30, 2021Updated 4 years ago
- ☆13Apr 1, 2017Updated 8 years ago
- Verilog code that does 2D Low Pass Filter on a greyscale image☆10Sep 22, 2015Updated 10 years ago
- A dataloader for DyanmoDB☆12Jan 22, 2026Updated 3 weeks ago
- ☆11May 18, 2020Updated 5 years ago
- ☆14Jun 30, 2019Updated 6 years ago
- Basic floating-point components for RISC-V processors☆11Aug 13, 2017Updated 8 years ago
- ☆17Nov 25, 2017Updated 8 years ago
- A place to improve your RFC writing skills and collaborate on writing RFCs☆10Dec 1, 2016Updated 9 years ago
- Integer FFT(Fast Fourier Transform) in Python☆13Nov 14, 2023Updated 2 years ago
- 一个小型操作系统的学习与实现☆10Feb 18, 2021Updated 4 years ago
- This is a script for converting all Excel based formats to prettified XML format☆10Dec 13, 2017Updated 8 years ago
- Python Verilog-AMS Parser☆12Oct 13, 2015Updated 10 years ago
- PGP for iOS/OSX using kbpgp.js and JavaScriptCore☆10May 12, 2017Updated 8 years ago
- source code of Jedi Outcast☆42Apr 4, 2013Updated 12 years ago
- Wireless Industrial Condition Monitoring solution☆14Jan 17, 2025Updated last year
- Altium color schema☆26Nov 2, 2025Updated 3 months ago
- Integration test of Verilog AXI modules (https://github.com/alexforencich/verilog-axi) with LiteX.☆17Dec 19, 2022Updated 3 years ago
- Verilog and matlab implementation of tanh using Cordic algorithm☆11Jun 5, 2020Updated 5 years ago
- FTDI EEPROM User Area Writer For Xilinx JTAG Programmer☆12Jan 30, 2014Updated 12 years ago