KorotkiyEugene / digital_labLinks
Laboratory works for digital electronics course in Kyiv Polytechnic Institute, Department of Design of Electronic Digital Equipment, Electronics faculty
☆30Updated 5 years ago
Alternatives and similar repositories for digital_lab
Users that are interested in digital_lab are comparing it to the libraries listed below
Sorting:
- FTDI EEPROM User Area Writer For Xilinx JTAG Programmer☆12Updated 11 years ago
- ☆33Updated 3 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆60Updated 6 years ago
- Mastering FPGASIC Book☆18Updated 3 years ago
- usb-jtag - Altera USB Blaster Emulation with a FX2☆72Updated 4 years ago
- Tutorials centred around Gowin FPGA parts for the /r/GowinFPGA subreddit☆57Updated last year
- SPI ELF bootloader for Xilinx Microblaze processors☆25Updated 7 years ago
- New clean hdmi implementation for ulx3s, icestick, icoboard, arty7, colorlight i5 and blackicemx! With tmds encoding hacked down from dvi…☆98Updated last year
- ☆37Updated 3 years ago
- ESP8266 powered Xilinx Virtual Cable - Xilinx WiFi JTAG!☆31Updated 3 years ago
- AGM bitstream utilities and decoded files from Supra☆43Updated last year
- EBAZ4205 is Xilinx Zynq based mining board used in Ebang Ebit E9+ bitcoin miner machine.☆80Updated last year
- Yet another free 8051 FPGA core☆35Updated 6 years ago
- Verilog implementation of RISC-V: RV32IAC plus much of B. 32-bit or 16-bit bus.☆18Updated 3 years ago
- ICE40 8K FPGA / STM32F4 development system☆61Updated 7 years ago
- Example designs for the Spartan7 "S7 Mini" FPGA board☆28Updated 6 years ago
- Using JTAG on STM32F103C8T6 to get device ID(IDCODE) and utilize other JTAG instructions such as BYPASS, EXTEST, SAMPLE/PRELOAD. Tera Ter…☆38Updated 2 years ago
- Second life for FPGA boards which can be repurposed to DYI/Hobby projects ..............................................................…☆94Updated 4 years ago
- Verilog implementation of PAL, NTSC and SECAM color encoding☆47Updated last year
- 🔌 Compact JTAG ("cJTAG") to 4-wire JTAG (IEEE 1149.1) bridge.☆24Updated 3 years ago
- ☆19Updated 5 years ago
- ECP5 FPGA in an "S7 Mini" form factor☆80Updated 3 years ago
- Example Verilog code for Ulx3s☆40Updated 3 years ago
- Minimal SDR with Lattice MachXO2 FPGA. And a port to Cyclone3 by Steven Groom☆106Updated 5 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆91Updated 5 years ago
- ☆12Updated 4 years ago
- MIPSfpga+ allows loading programs via UART and has a switchable clock☆109Updated 6 years ago
- Standalone OpenOCD and CMSIS-SVD based peripheral register viewer written on Python☆33Updated 6 years ago
- Some resources for the ebaz4205 board☆74Updated 6 years ago
- Test code to talk from STM32 MCU over FSMC to SDRAM on ICE40 FPGA☆28Updated 8 years ago