Alternatives and similar repositories for guide:

Users that are interested in guide are comparing it to the libraries listed below

• muzilinxi90 / OpenMIPS
  OpenMIPS——《自己动手写CPU》处理器部分
  ☆22Updated 8 years ago
• redlightASl / Notes
  ☆75Updated 2 weeks ago
• Simple-XX / SimpleCPU
  Yet another toy processor implementation
  ☆15Updated 3 years ago
• timerring / hardware-tutorial
  The repository contains Microprocessor Principles , ARM , FPGA , DSP , MCU-C51 , assembly and other hardware tutorials.
  ☆33Updated 2 years ago
• wlf1998 / CA
  计算机体系结构课程
  ☆18Updated 5 years ago
• Tersaiz / Notes
  Keep notes of all the courses I've taken
  ☆28Updated 4 years ago
• yunzhongOvO / Course
  UCAS course
  ☆1Updated 3 years ago
• xddcore / OpenNNA2.0
  OpenNNA2.0，一个基于C语言(C99)的开源神经网络推理框架
  ☆81Updated last year
• Li-Zhaoxi / uart2net
  A tool for simulating UART through NET
  ☆11Updated 3 years ago
• michaelliao / learn-verilog
  Learn Verilog
  ☆35Updated 2 years ago
• Nuclei-Software / nuclei-board-labs
  Nuclei Board Labs
  ☆58Updated last year
• CSY-tvgo / YADAN-Docs
  RISC-V YADAN Core, YADAN SoC, YADAN Board's Documentation, designed for engineering education. // 鸭蛋的文档。
  ☆17Updated 3 months ago
• jianzhang96 / AZPRcpu
  AZPR cpu.《CPU自制入门》附录的Verilog代码，其中的日文注释翻译成了中文。
  ☆40Updated 4 years ago
• jieway / remu
  使用 C++23 从零实现的 RISC-V 模拟器
  ☆30Updated 2 months ago
• telos27 / rvsim
  Simple RV32I simulator in C
  ☆19Updated last year
• xiaowuzxc / SparrowRV
  An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.
  ☆62Updated 2 years ago
• WayneGong / pwm_motor_system
  基于FPGA的PWM电机控制
  ☆24Updated 4 years ago
• JerryYin777 / FPGA_Competition-RISC-V_Processor-in-PGL22G
  FPGA Innovation Design Competition：RISC-V Processor-based Hardware and Software Design in PGL22G
  ☆12Updated last year
• Si-lhouette / Robotics-HW-RoboArm
  ZJU机器人学ROS机械臂作业
  ☆13Updated last year
• unicornx / riscv-operating-system-mooc
  ☆63Updated 10 months ago
• cebarobot / UCAS-CALab-mycpu_verify
  计算机体系结构研讨课 2020年秋季 UCAS 《CPU 设计实战》 Lab3-Lab9
  ☆28Updated 3 years ago
• wuhanstudio / hbird_e203_tang
  A 32bit RISC-V SoC on FPGA (EG4S20) that supports RT-Thread.
  ☆12Updated 4 years ago
• luyufan498 / CPU_start_from_0
  从零开始设计一个CPU (Verilog)
  ☆55Updated 4 years ago
• USTC-System-Courses / CECS-Lab
  ☆35Updated last year
• RT-Thread / RT-AK
  RT-Thread AI Kit
  ☆74Updated last year
• riscv-mcu / ses_nuclei_sdk_projects
  SEGGER Embedded Studio Projects For Nuclei SDK
  ☆21Updated 4 years ago
• rave1sking / single_cycle_RISCV_CPU_Design-32bit
  Verilog实现单周期非流水线32位RISCV指令集（45条）CPU
  ☆38Updated 4 years ago
• microdynamics-cpu / tree-core-ide
  The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…
  ☆103Updated 2 years ago
• lmxyy / Computer-Architecture-Task-2
  Riscv32 CPU Project
  ☆89Updated 7 years ago
• WeitaoZhu / computer_organization_and_design_the_hardware_software_interface
  计算机组织与设计硬件软件接口 原书与伯克利大学哔哩哔哩视频课件
  ☆17Updated 2 years ago